UCC27518
- Low-Cost, Gate-Driver Device Offering Superior
Replacement of NPN and PNP Discrete Solutions - Pin-to-Pin Compatible With TIs TPS2828 and
TPS2829 devices - 4-A Peak Source and 4-A Peak Sink Symmetrical Drive
- Fast Propagation Delays (17-ns Typical)
- Fast Rise and Fall Times (8-ns and 7-ns Typical)
- 4.5-V to 18-V Single Supply Range
- Outputs Held Low During VDD UVLO (Ensures Glitch-
Free Operation at Power Up and Power Down) - CMOS Input Logic Threshold (Function of Supply
Voltage With Hysteresis) - Hysteretic Logic Thresholds for High Noise
Immunity - EN Pin for Enable Function (Allowed to Be No
Connect) - Output Held Low when Input Pins are Floating
- Input Pin Absolute Maximum Voltage Levels Not
Restricted by VDD Pin Bias Supply Voltage - Operating Temperature Range of 40°C
to 140°C - 5-Pin DBV Package (SOT-23)
The UCC27518 and UCC27519 single-channel, high-speed, low-side gate driver device can effectively drive MOSFET and IGBT power switches. Using a design that inherently minimizes shoot-through current, UCC27518 and UCC27519 can source and sink high, peak-current pulses into capacitive loads offering rail-to-rail drive capability and extremely small propagation delay typically 17 ns.
The UCC27518 and UCC27519 provide 4-A source, 4-A sink (symmetrical drive) peak-drive current capability at VDD = 12 V.
The UCC27518 and UCC27519 are designed to operate over a wide VDD range of 4.5 V to 18 V and a wide temperature range of 40°C to 140°C. Internal under voltage lockout (UVLO) circuitry on the VDD pin holds output low outside VDD operating range. The capability to operate at low voltage levels such as below 5 V, along with best-in-class switching characteristics, is especially suited for driving emerging wide band-gap power switching devices such as GaN power semiconductor devices.
The input pin threshold of the UCC27518 and UCC27519 are based on CMOS logic where the threshold voltage is a function of the VDD supply voltage. Typically Input High Threshold (VIN-H) is 55% VDD and Input Low Threshold (VIN-L) is 39% VDD. Wide hysteresis (16% VDD typically) between the high and low thresholds offers excellent noise immunity and lets users introduce delays using RC circuits between the input PWM signal and the INx pin of the device.
The UCC27518 and UCC27519 also feature a floatable enable function on the EN pin. The EN pin can be left in a no connect condition, which allows pin-to-pin compatibility between the UCC27518, UCC27519 and the TPS2828, TPS2829, respectively. The thresholds of the EN pin is a fixed voltage threshold and does not vary based on VDD pin bias voltage. Typically, the Enable High Threshold (VEN-H) is 2.1 V and Enable Low Threshold (VEN-L) is 1.25 V.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | UCC2751x Single-Channel, High-Speed, Low-Side Gate Driver (Based On CMOS Input Threshold With 4-A Peak Source and 4-A Peak Sink) datasheet (Rev. A) | PDF | HTML | 2014/12/31 | ||
| 應用說明 | Review of Different Power Factor Correction (PFC) Topologies' Gate Driver Needs | PDF | HTML | 2024/1/22 | |||
| 應用說明 | Using a Single-Output Gate-Driver for High-Side or Low-Side Drive (Rev. B) | PDF | HTML | 2023/9/8 | |||
| 應用說明 | Benefits of a Compact, Powerful, and Robust Low-Side Gate Driver | PDF | HTML | 2021/11/10 | |||
| Application brief | External Gate Resistor Selection Guide (Rev. A) | 2020/2/28 | ||||
| Application brief | Understanding Peak IOH and IOL Currents (Rev. A) | 2020/2/28 | ||||
| Application brief | How to overcome negative voltage transients on low-side gate drivers' inputs | 2019/1/18 | ||||
| 更多文件說明 | Fundamentals of MOSFET and IGBT Gate Driver Circuits (Replaces SLUP169) (Rev. A) | 2018/10/29 | ||||
| 選擇指南 | Power Management Guide 2018 (Rev. R) | 2018/6/25 | ||||
| Application brief | Low-Side Gate Drivers With UVLO Versus BJT Totem-Pole | 2018/3/16 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
UCC57142EVM — UCC57142 評估模組
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-23 (DBV) | 5 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。