現在提供此產品的更新版本
針腳對針腳的功能與所比較的裝置相同。
UCC27282-Q1
- AEC-Q100 qualified with following results
- Temperature grade 1 (Tj = –40°C to 150°C)
- HBM ESD classification level 1B
- CDM ESD classification level C3
- Drives two N-channel MOSFETs in high-side low-side configuration
- 5-V typical under voltage lockout
- Input interlock
- Enable/disable functionality in DRC package
- 16-ns typical propagation delay
- 12-ns rise, 10-ns fall time with 1.8-nF load
- 1-ns typical delay matching
- Absolute Maximum Negative Voltage Handling on Inputs (–5 V)
- Absolute Maximum Negative Voltage Handling on HS (–14 V)
- ±3-A peak output current
- Absolute maximum boot voltage 120 V
- Low current (7-µA) consumption when disabled
- Integrated bootstrap diode
- Functional Safety-Capable
The UCC27282 -Q1 is a robust N-channel MOSFET driver with a maximum switch node (HS) voltage rating of 100 V. It allows for two N-channel MOSFETs to be controlled in half-bridge or synchronous buck configuration based topologies. Its 3-A peak source and sink current along with low pull-up and pull-down resistance allows the UCC27282 -Q1 to drive large power MOSFETs with minimum switching losses during the transition of the MOSFET Miller plateau. Since the inputs are independent of the supply voltage, UCC27282 -Q1 can be used in conjunction with both analog and digital controllers.
The input pins as well as the HS pin are able to tolerate significant negative voltage, which improves system robustness. Input interlock further improves robustness and system reliability in high noise applications. The enable and disable functionality provides additional system flexibility by reducing power consumption by the driver and responds to fault events within the system. 5-V UVLO allows systems to operate at lower bias voltages, which is necessary in many high frequency applications and improves system efficiency in certain operating modes. Small propagation delay and delay matching specifications minimize the dead-time requirement which further improves efficiency.
Under voltage lockout (UVLO) is provided for both the high-side and low-side driver stages forcing the outputs low if the VDD voltage is below the specified threshold. An integrated bootstrap diode eliminates the need for an external discrete diode in many applications, which saves board space and reduces system cost. UCC27282 -Q1 is offered in a small package enabling high density designs.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
UCC27282EVM-335 — UCC27282 120V、3A、5V UVLO 高壓側低壓側閘極驅動器評估模組
SLURB12 — UCC272xx-UCC273xx Schematic Review Template
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOIC (D) | 8 | Ultra Librarian |
| VSON (DRC) | 10 | Ultra Librarian |
| HSOIC (DDA) | 8 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。