現在提供此產品的更新版本
功能相同,但針腳輸出與所比較的裝置不同。
TPS7A54
- 0.5% (max) accuracy over line, load, and temperature with BIAS
- Output voltage noise: 4.4 µVRMS
- Low dropout: 175 mV (max) at 4 A with BIAS
- Power-supply rejection ratio:
- 40 dB at 500 kHz
- Input voltage range:
- Without BIAS: 1.4 V to 6.5 V
- With BIAS: 1.1 V to 6.5 V
- Adjustable output voltage range: 0.8 V to 5.1 V
- Adjustable soft-start inrush control
- Open-drain, power-good (PG) output
- 2.2-mm × 2.5-mm, 12-pin VQFN package
The TPS7A54 is a low-noise (4.4 µVRMS), low-dropout linear regulator (LDO) capable of sourcing 4 A with only 175 mV of maximum dropout. The device output voltage is adjustable from 0.8 V to 5.1 V using an external resistor divider.
The combination of low noise (4.4 µVRMS), high PSRR, and high output current capability makes the TPS7A54 an excellent choice to power noise-sensitive components such as those found in radar power and infotainment applications. The high performance of this device limits power-supply-generated phase noise and clock jitter, making this device ideal for powering RF amplifiers, radar sensors, and chipsets. Specifically, RF amplifiers benefit from the high performance and 5.0-V output capability of the device.
For digital loads [such as application-specific integrated circuits (ASICs), field-programmable gate arrays (FPGAs), and digital signal processors (DSPs)] requiring low-input voltage, low-output (LILO) voltage operation, the exceptional accuracy (0.5% over load and temperature), remote sensing, excellent transient performance, and soft-start capabilities of the TPS7A54 provides optimal system performance.
As an adjustable voltage regulator, there is versatility in design of the TPS7A54 that makes the device a component of choice for analog loads such as voltage-controlled oscillator (VCO), analog-to-digital converter (ADC), digital-to-analog converter (DAC), and imaging sensors and for digital loads such as serializer/deserializer (SerDes), field-programmable gate arrays (FPGAs), and digital signal processors (DSPs).
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | TPS7A54 4-A, High-Accuracy (0.5%), Low-Noise (4.4 µVRMS), LDO Voltage Regulator datasheet (Rev. A) | PDF | HTML | 2020/3/23 | ||
| 白皮書 | Demystifying LDO Turn-On (Start-Up) Time (Rev. B) | PDF | HTML | 2026/3/10 | |||
| 白皮書 | Reduce System Noise Using Parallel LDOs | PDF | HTML | 2025/11/3 | |||
| 白皮書 | Parallel LDO Architecture Design Using Ballast Resistors | PDF | HTML | 2022/12/14 | |||
| 白皮書 | Comprehensive Analysis and Universal Equations for Parallel LDO's Using Ballast | PDF | HTML | 2022/12/13 | |||
| 應用說明 | Point-of-Load Solutions for Network Interface Cards (NIC) | PDF | HTML | 2021/9/8 | |||
| 技術文章 | Minimize noise and ripple with a low-noise buck converter | PDF | HTML | 2020/10/21 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
TPS7A54EVM-031 — TPS7A54 4-A 低 VIN (1.1-V) 低雜訊高準確度超 LDO 電壓穩壓器評估模組
TPS7A54 評估模組 (EVM) 爲典型配置設計,用於評估 TPS7A54 裝置的運作和性能,TPS7A54 是一款高準確度、4-A、低 VIN、低-VOUT、低壓差 (LDO) 電壓穩壓器。
EVM 電路板主要配置爲參考設計,可供需要高達 4 A 動態負載電流的工程應用。
PARALLEL-LDO-CALC — Parallel low-dropout (LDO) calculator
並聯低壓差 (LDO) 計算器是以 Microsoft® Excel® 為基礎的工具,可為使用鎮流器電阻器的並聯 LDO 穩壓器提供最壞情況分析。此工具可幫助使用者判斷所需的並聯 LDO 穩壓器最小數量,以及適合系統要求集的最佳鎮流器電阻。
在並聯應用中使用的常用 LDO 穩壓器的產品規格書資訊會預先填入計算機中。使用者可根據自己的系統需求,評估最符合其系統需求的 LDO 穩壓器裝置。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN-HR (RPS) | 12 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。