TPS65917-Q1

現行

車用 3.15 V 至 5.25 V、5 個降壓和 5 個 LDO 電源管理 IC (PMIC)

產品詳細資料

Processor supplier Texas Instruments Processor name Jacinto DRA7x, Jacinto DRA7xP, Jacinto TDA2Px, Jacinto TDA3x Product type Processor and FPGA Regulated outputs (#) 10 Step-down DC/DC converter 5 Step-up DC/DC converter 0 LDO 5 Vin (min) (V) 3.135 Vin (max) (V) 5.25 Vout (min) (V) 0.7 Vout (max) (V) 3.3 Iout (max) (A) 7 Configurability Factory programmable, Software configurable TI functional safety category Functional Safety-Compliant Features Comm control, I2C control, Power good, Power sequencing Rating Automotive Operating temperature range (°C) -40 to 105 Step-down DC/DC controller 0 Step-up DC/DC controller 0 Iq (typ) (mA) 0.0001 Switching frequency (max) (kHz) 2700 Shutdown current (ISD) (typ) (µA) 25 Switching frequency (typ) (kHz) 2200
Processor supplier Texas Instruments Processor name Jacinto DRA7x, Jacinto DRA7xP, Jacinto TDA2Px, Jacinto TDA3x Product type Processor and FPGA Regulated outputs (#) 10 Step-down DC/DC converter 5 Step-up DC/DC converter 0 LDO 5 Vin (min) (V) 3.135 Vin (max) (V) 5.25 Vout (min) (V) 0.7 Vout (max) (V) 3.3 Iout (max) (A) 7 Configurability Factory programmable, Software configurable TI functional safety category Functional Safety-Compliant Features Comm control, I2C control, Power good, Power sequencing Rating Automotive Operating temperature range (°C) -40 to 105 Step-down DC/DC controller 0 Step-up DC/DC controller 0 Iq (typ) (mA) 0.0001 Switching frequency (max) (kHz) 2700 Shutdown current (ISD) (typ) (µA) 25 Switching frequency (typ) (kHz) 2200
VQFN (RGZ) 48 49 mm² (7 mm × 7 mm)
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
    • Device HBM Classification Level 2
    • Device CDM Classification Level C4B
  • System Voltage Range from 3.135 V to 5.25 V
  • Low-Power Consumption
    • 20 µA in Off Mode
    • 90 µA in Sleep Mode With Two SMPSs Active
  • Five Step-Down Switched-Mode Power Supply (SMPS) Regulators:
    • 0.7- to 3.3-V Output Range in 10- or 20-mV Steps
    • Two SMPS Regulators With 3.5-A Capability, With the Ability to Combine into 7-A Output in Dual-Phase Configuration, With Differential Remote Sensing (Output and Ground)
    • Three Other SMPS Regulators with 3-A, 2-A, and 1.5-A Capabilities
    • Dynamic Voltage Scaling (DVS) Control and Output Current Measurement in 3.5-A and 3-A SMPS Regulators
    • Hardware and Software Controlled Eco-mode™ Supplying up to 5 mA
    • Short-Circuit Protection
    • Power-Good Indication (Voltage and Overcurrent Indication)
    • Internal Soft-Start for In-Rush Current Limitation
    • Ability to Synchronize to External Clock between 1.7 MHz and 2.7 MHz
  • Five Low-Dropout (LDO) Linear Regulators:
    • 0 .9- to 3.3-V Output Range in 50-mV steps
    • Two With 300-mA Capability and Bypass Mode
    • One With 100-mA Capability and Capable of Low-Noise Performance up to 50 mA
    • Two Other LDOs With 200-mA Current Capability
    • Short-Circuit Protection
  • 12-Bit Sigma-Delta General-Purpose ADC (GPADC) With 8 Input Channels (2 external)
  • Thermal Monitoring With High Temperature Warning and Thermal Shutdown
  • Power Sequence Control:
    • Configurable Power-Up and Power-Down Sequences (OTP)
    • Configurable Sequences Between the SLEEP and ACTIVE State Transition (OTP)
    • Three Digital Output Signals that can be Included in the Startup Sequence
  • Selectable Control Interface:
    • One SPI for Resource Configurations and DVS Control
    • Two I2C Interfaces.
      • One Dedicated for DVS Control
      • One General Purpose I2C Interface for Resource Configuration and DVS Control
  • OTP Bit-Integrity Error Detection With Options to Proceed or Hold Power-Up Sequence and RESET_OUT Release
  • Package Option:
    • 7-mm × 7-mm 48-pin VQFN With 0.5-mm Pitch
  • Qualified for Automotive Applications
  • AEC-Q100 Qualified With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C Ambient Operating Temperature Range
    • Device HBM Classification Level 2
    • Device CDM Classification Level C4B
  • System Voltage Range from 3.135 V to 5.25 V
  • Low-Power Consumption
    • 20 µA in Off Mode
    • 90 µA in Sleep Mode With Two SMPSs Active
  • Five Step-Down Switched-Mode Power Supply (SMPS) Regulators:
    • 0.7- to 3.3-V Output Range in 10- or 20-mV Steps
    • Two SMPS Regulators With 3.5-A Capability, With the Ability to Combine into 7-A Output in Dual-Phase Configuration, With Differential Remote Sensing (Output and Ground)
    • Three Other SMPS Regulators with 3-A, 2-A, and 1.5-A Capabilities
    • Dynamic Voltage Scaling (DVS) Control and Output Current Measurement in 3.5-A and 3-A SMPS Regulators
    • Hardware and Software Controlled Eco-mode™ Supplying up to 5 mA
    • Short-Circuit Protection
    • Power-Good Indication (Voltage and Overcurrent Indication)
    • Internal Soft-Start for In-Rush Current Limitation
    • Ability to Synchronize to External Clock between 1.7 MHz and 2.7 MHz
  • Five Low-Dropout (LDO) Linear Regulators:
    • 0 .9- to 3.3-V Output Range in 50-mV steps
    • Two With 300-mA Capability and Bypass Mode
    • One With 100-mA Capability and Capable of Low-Noise Performance up to 50 mA
    • Two Other LDOs With 200-mA Current Capability
    • Short-Circuit Protection
  • 12-Bit Sigma-Delta General-Purpose ADC (GPADC) With 8 Input Channels (2 external)
  • Thermal Monitoring With High Temperature Warning and Thermal Shutdown
  • Power Sequence Control:
    • Configurable Power-Up and Power-Down Sequences (OTP)
    • Configurable Sequences Between the SLEEP and ACTIVE State Transition (OTP)
    • Three Digital Output Signals that can be Included in the Startup Sequence
  • Selectable Control Interface:
    • One SPI for Resource Configurations and DVS Control
    • Two I2C Interfaces.
      • One Dedicated for DVS Control
      • One General Purpose I2C Interface for Resource Configuration and DVS Control
  • OTP Bit-Integrity Error Detection With Options to Proceed or Hold Power-Up Sequence and RESET_OUT Release
  • Package Option:
    • 7-mm × 7-mm 48-pin VQFN With 0.5-mm Pitch

The TPS65917-Q1 PMIC integrates five configurable step-down converters with up to 3.5 A of output current to power the processor core, memory, I/O, and preregulation of LDOs The device is AEC-Q100 qualified. The step-down converters are synchronized to an internal 2.2-MHz clock to improve EMC performance of the device. The GPIO_3 pin allows the step-down converters to synchronize to an external clock, allowing multiple devices to synchronize to the same clock which improves system-level EMC performance. The device also contains five LDOs to power low-current or low-noise domains.

The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences, as well as default configurations such as output voltage and GPIO configurations. The OTP is factory-programmed to allow start-up without any software required. Most static settings can be changed from the default through SPI or I2C to configure the device to meet many different system needs. For example, voltage-scaling registers are used to support dynamic voltage-scaling requirements of processors.As an additional safety feature, the he OTP also contains a bit-integrity-error detection feature to stop the power-up sequence if an error is detected, preventing the system from starting in an unknown state.

The TPS65917-Q1 device also includes an analog-to-digital converter (ADC) to monitor the system state. The GPADC includes two external channels to monitor any external voltage, as well as internal channels to measure supply voltage, output current, and die temperature, allowing the processor to monitor the health of the system. The device offers a watchdog to monitor for software lockup, and includes protection and diagnostic mechanisms such as short-circuit protection, thermal monitoring, shutdown, and automatic ADC conversions to detect if a voltage is below a predefined threshold. The PMIC can notify the processor of these events through the interrupt handler, allowing the processor to take action in response.

The TPS65917-Q1 PMIC integrates five configurable step-down converters with up to 3.5 A of output current to power the processor core, memory, I/O, and preregulation of LDOs The device is AEC-Q100 qualified. The step-down converters are synchronized to an internal 2.2-MHz clock to improve EMC performance of the device. The GPIO_3 pin allows the step-down converters to synchronize to an external clock, allowing multiple devices to synchronize to the same clock which improves system-level EMC performance. The device also contains five LDOs to power low-current or low-noise domains.

The power-sequence controller uses one-time programmable (OTP) memory to control the power sequences, as well as default configurations such as output voltage and GPIO configurations. The OTP is factory-programmed to allow start-up without any software required. Most static settings can be changed from the default through SPI or I2C to configure the device to meet many different system needs. For example, voltage-scaling registers are used to support dynamic voltage-scaling requirements of processors.As an additional safety feature, the he OTP also contains a bit-integrity-error detection feature to stop the power-up sequence if an error is detected, preventing the system from starting in an unknown state.

The TPS65917-Q1 device also includes an analog-to-digital converter (ADC) to monitor the system state. The GPADC includes two external channels to monitor any external voltage, as well as internal channels to measure supply voltage, output current, and die temperature, allowing the processor to monitor the health of the system. The device offers a watchdog to monitor for software lockup, and includes protection and diagnostic mechanisms such as short-circuit protection, thermal monitoring, shutdown, and automatic ADC conversions to detect if a voltage is below a predefined threshold. The PMIC can notify the processor of these events through the interrupt handler, allowing the processor to take action in response.

下載 觀看有字幕稿的影片 影片
索取更多資訊

提供功能安全資訊。立即索取

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
TPS65919-Q1 現行 車用 3.15 V 至 5.25 V、4 個降壓和 4 個 LDO 電源管理 IC (PMIC) This product has the same pinout with one less buck and LDO.
TPS65916 現行 適用處理器的電源管理單元 (PMU) This product is suitable for industrial applications and is non AEQ-100 qualified.

設計與開發

電源供應解決方案

探索包括 TPS65917-Q1 的解決方案。TI 提供適用於 TI 與非 TI 之系統單晶片 (SoC)、處理器、微控制器、感測器或現場可編程邏輯閘陣列 (FPGA) 的電源供應解決方案。

開發板

TPS65917EVM — TPS65917-Q1 電源管理 IC 評估模組

TPS65917-Q1 是一款針對汽車應用設計的整合式電源管理積體電路 (PMIC)。  該裝置提供五個可配置的降壓轉換器,每個輸出電流最高可達 3.5A,適用於記憶體供電、處理器核心電源、輸入/輸出 (I/O) 電源,或作為 LDO 的前級調整。  TPS65917-Q1 也包含 5 個供外部使用的 LDO。

使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

TPS65917-Q1 Unencrypted PSpice Transient Model Package (Rev. B)

SLVMAN2B.ZIP (609 KB) - PSpice 模型
支援產品和硬體
參考設計

TIDA-00805 — 適用於 ADAS 和資訊娛樂系統的車用無電池處理器電源參考設計

TIDA-00805 參考設計為一無電池汽車電源解決方案,針對先進駕駛輔助系統 (ADAS) 中的處理器,如環景系統、前攝影機和駕駛監控,以及資訊娛樂系統,例如儀錶板與音響主機。此設計可直接透過 3.9 至 40V 汽車電池輸入運作,並為應用處理器、控制器區域網路 (CAN)、輸入/輸出介面和雙倍資料速率 (DDR) 記憶體提供所有電源軌。
支援產品和硬體
參考設計

TIPA-050042 — 適用於汽車應用的 i.MX8 QuadMax 電源供應設計

此專為 NXP i.MX 8QuadMax 汽車 SoC 打造的電源供應設計,最適合汽車應用。文件說明一組電源設計和完整運作的開發板,該開發板將兩個 TI PMIC,即 LP87564-Q1 和 TPS65917-Q1,整合至 NXP i.MX 8QuadMax 應用處理器。硬體設計還包括 LPDDR4 SDRAM (6GB、x32 位元)、八路 SPI NOR 快閃記憶體 (64MB)、32GB eMMC、SD 卡和 USB 2.0/CAN/M.2/音訊/視訊介面。

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGZ) 48 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片