TPS546A24A
- Split rail support: 2.95-V to 18-V PVIN; 2.95-V to 18-V AVIN (4-VIN VDD5 for switching)
- Integrated 5.5-mΩ/1.8-mΩ MOSFETs
- Average current mode control with selectable internal compensation
- 2×, 3×, 4× stackable with current sharing up to 40 A, supporting a single address per output
- Selectable 0.5-V to 5.5-V output via pin strap or 0.25-V to 5.5-V using PMBus VOUT_COMMAND
- Extensive PMBus command set with telemetry for VOUT, IOUT and internal die temperature
- Differential remote sensing with internal FB divider for < 1% VOUT error –40°C to +150°C TJ
- AVS and margining capabilities through PMBus
- MSEL pins pin programming PMBus defaults
- 12 Selectable switching frequencies from 225 kHz to 1.5 MHz (8 pin-strap options)
- Frequency sync in/sync out
- Supports prebiased output
- Supports strongly coupled inductor
- 7-mm × 5-mm × 1.5-mm, 40-pin QFN, pitch = 0.5 mm
- Create a Custom Design Using the TPS546A24A With WEBENCH Power Designer
The TPS546A24A is a highly integrated, non-isolated DC/DC converter capable of high frequency operation and 10-A current output from a 7-mm × 5-mm package. Two, three, and four TPS546A24A devices can be interconnected to provide up to 40 A on a single output. The device has an option to overdrive the internal 5-V LDO with an external 5-V supply via the VDD5 pin to improve efficiency and reduce power dissipation of the converter.
The TPS546A24A uses a proprietary fixed-frequency current-mode control with input feedforward and selectable internal compensation components for minimal size and stability over a wide range of output capacitances.
The PMBus interface with 1-MHz clock support gives a convenient, standardized digital interface for converter configuration as well as monitoring of key parameters including output voltage, output current, and internal die temperature. Response to fault conditions can be set to restart, latch off, or ignore, depending on system requirements. Back-channel communication between stacked devices enables all TPS546A24Aconverters powering a single output rail to share a single address to simplify system software/firmware design. Key parameters including output voltage, switching frequency, soft-start time, and overcurrent fault limits can also be configured through BOM selection without PMBus communication to support program free power-up.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | TPS546A24A 2.95-V to 18-V, 10-A, up to 4x Stackable, PMBus Buck Cnvtr datasheet (Rev. A) | 2020/9/22 | |||
| Application brief | Powering FPGAs Supporting SmartVID using TI Switching Regulators and Modules With PMBus | PDF | HTML | 2026/7/21 | |||
| 應用說明 | Extending Output Voltage Beyond 5.5V with the TPS546x24 Family | PDF | HTML | 2026/7/7 | |||
| 應用說明 | Point-of-Load Solutions for Network Interface Cards (NIC) | PDF | HTML | 2021/9/8 | |||
| 選擇指南 | Buck Converter Quick Reference Guide (Rev. B) | 2021/4/8 | ||||
| 證書 | TPS546A24AEVM-1PH EU Declaration of Conformity (DoC) | 2020/7/30 | ||||
| 技術文章 | 3 big benefits of small cells | PDF | HTML | 2020/5/26 | |||
| 應用說明 | Minimize On-Time-Jitter and Ripple by Optimizing Compensation | 2020/5/11 | ||||
| 技術文章 | Advantages of scalability: from Peter Parker to pin-strapping | PDF | HTML | 2020/4/30 | |||
| 技術文章 | SoC power design: 3 steps to a thermally optimized power supply | PDF | HTML | 2020/3/9 | |||
| 應用說明 | Powering the TPS546D24A Device Family From a Single 3.3-V Input Power Supply (Rev. A) | 2020/3/4 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
TPS546A24AEVM-1PH — 2.95-V 至 18-V,10-A 同步降壓評估模組
TPS546B24AEVM — 40-A、2 相同步降壓評估模組
TPS546B24AEVM-1PH — 2.95-V 至 18-V,20-A 同步降壓評估模組
TPS546D24SEVM-2PH — 具有寫入鎖定功能的 TPS546D24S 評估模組固定頻率同步降壓轉換器 2 相
USB-TO-GPIO2 — USB-TO-GPIO2 USB 介面轉接器評估模組
SLUC686 — TPS546x24A Compensation and Pin-Strap Resistor Calculator
SLURB01 — TPS546D24A TPS546B24A TPS546A24A Excel Calculator Tool and Checklist
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| LQFN-CLIP (RVF) | 40 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。