現在提供此產品的更新版本

open-in-new 比較替代產品
功能相似於所比較的產品。
PCM3120-Q1 現行 車用、立體聲、106dB SNR、768kHz、低功耗、軟體控制、音訊 ADC Smaller package, higher SNR performance, higher temperature grade, and more programmability

產品詳細資料

Number of ADC channels 2 Sampling rate (max) (kHz) 96 Analog inputs 6 Control interface I2C Digital audio interface DSP, I2S, L, PCM, R, TDM THD+N (dB) -110 ADC SNR (typ) (dB) 92 Rating Automotive Operating temperature range (°C) -40 to 105 Analog outputs 0
Number of ADC channels 2 Sampling rate (max) (kHz) 96 Analog inputs 6 Control interface I2C Digital audio interface DSP, I2S, L, PCM, R, TDM THD+N (dB) -110 ADC SNR (typ) (dB) 92 Rating Automotive Operating temperature range (°C) -40 to 105 Analog outputs 0
VQFN (RGE) 24 16 mm² (4 mm × 4 mm)
  • Qualified for Automotive Applications
  • AEC-Q100 Test Guidance With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H1C
    • Device CDM ESD Classification Level C3B
  • Stereo Audio ADC
    • 92-dBA Signal-to-Noise Ratio
    • Supports ADC Sample Rates From 8 kHz to 96 kHz
  • Instruction-Programmable Embedded miniDSP
  • Flexible Digital Filtering With RAM Programmable Coefficient,
    Instructions, and Built-In Processing Blocks
    • Low-Latency IIR Filters for Voice
    • Linear Phase FIR Filters for Audio
    • Additional Programmable IIR Filters for EQ, Noise Cancellation or Reduction
    • Up to 128 Programmable ADC Digital Filter Coefficients
  • Six Audio Inputs With Configurable Automatic Gain Control (AGC)
    • Programmable in Single-Ended or Fully Differential Configurations
    • Can Be 3-Stated for Easy Interoperability With Other Audio ICs
  • Low Power Consumption and Extensive Modular Power Control:
    • 6-mW Mono Record, 8-kHz
    • 11-mW Stereo Record, 8-kHz
    • 10-mW Mono Record, 48-kHz
    • 17-mW Stereo Record, 48-kHz
  • Dual Programmable Microphone Bias
  • Programmable PLL for Clock Generation
  • I2C Control Bus
  • Audio Serial Data Bus Supports I2S,
    Left/Right-Justified, DSP, PCM, and TDM Modes
  • Digital Microphone Input Support
  • Two GPIOs
  • Power Supplies:
    • Analog: 2.6 V–3.6 V
    • Digital: Core: 1.65 V–1.95 V,
      I/O: 1.1 V–3.6 V
  • 4-mm × 4-mm 24-Pin RGE (QFN)
  • Qualified for Automotive Applications
  • AEC-Q100 Test Guidance With the Following Results:
    • Device Temperature Grade 2: –40°C to +105°C
      Ambient Operating Temperature Range
    • Device HBM ESD Classification Level H1C
    • Device CDM ESD Classification Level C3B
  • Stereo Audio ADC
    • 92-dBA Signal-to-Noise Ratio
    • Supports ADC Sample Rates From 8 kHz to 96 kHz
  • Instruction-Programmable Embedded miniDSP
  • Flexible Digital Filtering With RAM Programmable Coefficient,
    Instructions, and Built-In Processing Blocks
    • Low-Latency IIR Filters for Voice
    • Linear Phase FIR Filters for Audio
    • Additional Programmable IIR Filters for EQ, Noise Cancellation or Reduction
    • Up to 128 Programmable ADC Digital Filter Coefficients
  • Six Audio Inputs With Configurable Automatic Gain Control (AGC)
    • Programmable in Single-Ended or Fully Differential Configurations
    • Can Be 3-Stated for Easy Interoperability With Other Audio ICs
  • Low Power Consumption and Extensive Modular Power Control:
    • 6-mW Mono Record, 8-kHz
    • 11-mW Stereo Record, 8-kHz
    • 10-mW Mono Record, 48-kHz
    • 17-mW Stereo Record, 48-kHz
  • Dual Programmable Microphone Bias
  • Programmable PLL for Clock Generation
  • I2C Control Bus
  • Audio Serial Data Bus Supports I2S,
    Left/Right-Justified, DSP, PCM, and TDM Modes
  • Digital Microphone Input Support
  • Two GPIOs
  • Power Supplies:
    • Analog: 2.6 V–3.6 V
    • Digital: Core: 1.65 V–1.95 V,
      I/O: 1.1 V–3.6 V
  • 4-mm × 4-mm 24-Pin RGE (QFN)

The TLV320ADC3101-Q1 is a low-power, stereo audio analog-to-digital converter (ADC) supporting sampling rates from 8 kHz to 96 kHz with an integrated programmable-gain amplifier providing up to 40-dB analog gain or AGC. A programmable miniDSP is provided for custom audio processing. Front-end input coarse attenuation of 0 dB, –6 dB, or off, is also provided. The inputs are programmable in a combination of single-ended or fully differential configurations. Extensive register-based power control is available via an I2C interface, enabling mono or stereo recording. Low power consumption makes the TLV320ADC3101-Q1 ideal for battery-powered portable equipment.

The AGC programs to a wide range of attack (7 ms–1.4 s) and decay (50 ms–22.4 s) times. A programmable noise-gate function is included to avoid noise pumping. Low-latency IIR filters optimized for voice and telephony are available, as well as linear-phase FIR filters optimized for audio. Programmable IIR filters are also available and may be used for sound equalization, or to remove noise components. The audio serial bus can be programmed to support I2S, left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be operated in either master or slave mode.

A programmable integrated PLL is included for flexible clock generation and provides support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.

The TLV320ADC3101-Q1 is a low-power, stereo audio analog-to-digital converter (ADC) supporting sampling rates from 8 kHz to 96 kHz with an integrated programmable-gain amplifier providing up to 40-dB analog gain or AGC. A programmable miniDSP is provided for custom audio processing. Front-end input coarse attenuation of 0 dB, –6 dB, or off, is also provided. The inputs are programmable in a combination of single-ended or fully differential configurations. Extensive register-based power control is available via an I2C interface, enabling mono or stereo recording. Low power consumption makes the TLV320ADC3101-Q1 ideal for battery-powered portable equipment.

The AGC programs to a wide range of attack (7 ms–1.4 s) and decay (50 ms–22.4 s) times. A programmable noise-gate function is included to avoid noise pumping. Low-latency IIR filters optimized for voice and telephony are available, as well as linear-phase FIR filters optimized for audio. Programmable IIR filters are also available and may be used for sound equalization, or to remove noise components. The audio serial bus can be programmed to support I2S, left-justified, right-justified, DSP, PCM, and TDM modes. The audio bus may be operated in either master or slave mode.

A programmable integrated PLL is included for flexible clock generation and provides support for all standard audio rates from a wide range of available MCLKs, varying from 512 kHz to 50 MHz, including the most popular cases of 12-MHz, 13-MHz, 16-MHz, 19.2-MHz, and 19.68-MHz system clocks.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
TLV320ADC3101 現行 具數位麥克風支援和 miniDSP 的 92-dB SNR 低功耗立體聲道 ADC Catalog version without AEC-Q100 qualification

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 Low-Power Stereo ADC With Embedded miniDSP for Wireless Handsets datasheet (Rev. B) 2012/9/28

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TLV320ADC3101EVM-K — TLV320ADC3101 評估模組和 USB 主機板

TLV320ADC3101EVM 採用德州儀器 (TI) 模組化 EVM 外型尺寸,可直接評估裝置性能和運作特性,並簡化軟體開發和系統原型設計。TLV320ADC3101EVM-K 是一套完整的評估/展示套件,包括稱為 USB-MODEVM 介面電路板的 USB 主機板和評估軟體,可與執行 Microsoft Windows 作業系統的個人電腦 (PC) 搭配使用。TLV320ADC3101EVM-K 只需一條連接至 PC 的 USB 纜線即可運作。透過 USB 連接,就能為 EVM 供電、控制及串流音訊資料至 EVM,減少設定與配置作業。EVM (...)

使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

TLV320ADC3101 IBIS Model

SLAM171.ZIP (144 KB) - IBIS 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGE) 24 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片