SN74LVC1G74
- Available in the Texas Instruments NanoFree™ package
- Supports 5-V VCC operation
- Inputs accept voltages to 5.5-V
- Supports down translation to VCC
- Maximum tpd of 5.9-ns at 3.3-V
- Low power consumption, 10-µA maximum ICC
- ±24-mA output drive at 3.3-V
- Typical VOLP (output ground bounce) < 0.8-V at VCC = 3.3-V, TA = 25°C
- Typical VOHV (output VOH undershoot) > 2-V at VCC = 3.3 V, TA = 25°C
- Ioff supports live insertion, partial-power-down mode, and back-drive protection
- Latch-up performance exceeds 100 mA per JESD 78, class II
- ESD protection exceeds JESD 22
- 2000-V human-body model
- 200-V machine model
- 1000-V charged-device model
This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V VCC operation.
NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.
A low level at the preset ( PRE) or clear ( CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
您可能會感興趣的類似產品
針腳對針腳的功能與所比較的裝置相同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | SN74LVC1G74 Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset datasheet (Rev. G) | PDF | HTML | 2021/9/14 | ||
| 應用說明 | Power-Up Behavior of Clocked Devices (Rev. B) | PDF | HTML | 2022/12/15 | |||
| Application brief | Simplifying Solid-State Relay Designs With Logic | PDF | HTML | 2021/1/8 | |||
| 白皮書 | Solving CMOS Transition Rate Issues Using Schmitt Trigger Solution (Rev. A) | 2017/5/1 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組
5-8-NL-LOGIC-EVM — 支援 5 至 8 針腳 DPW、DQE、DRY、DSF、DTM、DTQ 和 DTT 封裝的通用邏輯和轉譯 EVM
支援任何具 DTT、DRY、DPW、DTM、DQE、DQM、DSF 或 DTQ 封裝的邏輯或轉換裝置之通用 EVM。可實現靈活評估的電路板設計。
CC2531EM-IOT-HOME-GATEWAY-RD — ZigBee 家庭自動化閘道參考設計
閘道是將無線裝置連接到網際網路的橋樑。這款 Linux 架構的家庭自動化閘道可對家中使用 ZigBee® 的節點與裝置進行遠端監視與控制。此閘道參考設計包含 ZigBee 家庭自動化 (HA 1.2) 認證的軟體堆疊以及數十個 API,可簡化 Linux 系統中的 ZigBee 整合和應用程式開發。
TIDA-010032 — 通用資料集中器參考設計,支援乙太網路、6LoWPAN 射頻網格等
IPv6 架構電網通訊已成為工業市場及智慧電表與電網自動化等應用的標準選擇。通用資料集中器設計提供完整的 IPv6 架構網路解決方案,整合乙太網路骨幹通訊,6LoWPAN 射頻網狀網路,RS-485 等。6LoWPAN 網狀網路解決了基於標準的互通性、可靠性、安全性和長距離連接等關鍵問題。此設計允許透過可透過乙太網路骨幹通訊存取的網路伺服器,遠端控制和監控終端裝置。此外也提供 3.3-V 和 5-V 電壓軌及各種周邊介面,以延伸至其他連線,例如寬頻電源線通訊 (PLC),蜂巢式和 Wi-Fi®。
TIDA-01065 — 採用 MOSFET 的隔離式自我供電 AC 固態繼電器參考設計
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VSSOP (DCU) | 8 | Ultra Librarian |
| SSOP (DCT) | 8 | Ultra Librarian |
| X2SON (DQE) | 8 | Ultra Librarian |
| UQFN (RSE) | 8 | Ultra Librarian |