產品詳細資料

Number of channels 1 Technology family AUC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 275 IOL (max) (mA) 9 IOH (max) (mA) -9 Supply current (max) (µA) 10 Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Operating temperature range (°C) -40 to 85 Rating Catalog
Number of channels 1 Technology family AUC Input type Standard CMOS Output type Push-Pull Clock frequency (max) (MHz) 275 IOL (max) (mA) 9 IOH (max) (mA) -9 Supply current (max) (µA) 10 Features Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Operating temperature range (°C) -40 to 85 Rating Catalog
VSSOP (DCU) 8 6.2 mm² (2 mm × 3.1 mm) DSBGA (YZP) 8 2.8125 mm² (— mm × — mm) UQFN (RSE) 8 2.25 mm² (1.5 mm × 1.5 mm) SSOP (DCT) 8 11.8 mm² (2.95 mm × 4 mm)
  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tpd of 1.5 ns at 1.8 V
  • Low Power Consumption, 10-µA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

NanoFree Is a trademark of Texas Instruments

  • Available in the Texas Instruments NanoFree™ Package
  • Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
  • Ioff Supports Partial-Power-Down Mode Operation
  • Sub-1-V Operable
  • Max tpd of 1.5 ns at 1.8 V
  • Low Power Consumption, 10-µA Max ICC
  • ±8-mA Output Drive at 1.8 V
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 1000-V Charged-Device Model (C101)

NanoFree Is a trademark of Texas Instruments

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V VCC, but is designed specifically for 1.65-V to 1.95-V VCC operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
SN74AUP1G74 現行 低功耗單路正緣觸發 D 型正反器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G126 現行 具 3 態輸出的 2 通道、0.8-V 至 3.6-V 低功耗緩衝器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP3G14 現行 具施密特觸發器輸入的 3 通道 0.8-V 至 3.6-V 低功耗逆變器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G240 現行 具 3 態輸出的 2 通道、0.8-V 至 3.6-V 低功耗緩衝器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G00 現行 2 通道、2 輸入、0.8-V 至 3.6-V 低功耗 NAND 閘 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74LVC1G99-Q1 現行 具三態輸出的汽車類超級可配置多功能閘 Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74AUP2G08 現行 2 通道、2 輸入、0.8V 至 3.6V 低功耗 (< 1uA) AND 閘 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP3G04 現行 3 通道、0.8-V 至 3.6-V 低功耗逆變器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G32 現行 2 通道、2 輸入、0.8-V 至 3.6-V 低功耗(< 1uA) OR 閘 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP3G34 現行 3 通道、0.8-V 至 3.6-V 低功耗緩衝器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G79 現行 低功耗雙路正緣觸發 D 類正反器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74AUP2G241 現行 具 3 態輸出的 2 通道、0.8-V 至 3.6-V 低功耗緩衝器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74LVC1G74 現行 具清除和預設功能的單路正緣觸發 D 類正反器 Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74AUP2G125 現行 具 3 態輸出的 2 通道、0.8-V 至 3.6-V 低功耗緩衝器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA
SN74LVC2G74 現行 具有清除和預設功能的單路正緣觸發 D 型正反器 Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74LVC2G74-Q1 現行 具有清除和預設功能的汽車類單路正緣觸發 D 型正反器 Voltage range 1.65V to 5.5V, average propagation delay 5.5ns, average drive strength 24mA
SN74AUP2G02 現行 2 通道、2 輸入、0.8-V 至 3.6-V 低功耗 NOR 閘 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 2
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 SN74AUC1G74 datasheet (Rev. D) 2007/6/25
應用說明 Power-Up Behavior of Clocked Devices (Rev. B) PDF | HTML 2022/12/15

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

5-8-LOGIC-EVM — 適用於 5 針腳至 8 針腳 DCK、DCT、DCU、DRL 和 DBV 封裝的通用邏輯評估模組

靈活的 EVM 旨在支援任何針腳數為 5 至 8 支且採用 DCK、DCT、DCU、DRL 或 DBV 封裝的裝置。
使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

HSPICE MODEL OF SN74AUC1G74

SCEJ201.ZIP (94 KB) - HSpice 模型
支援產品和硬體
模擬型號

SN74AUC1G74 IBIS Model (Rev. A)

SCEM396 (298 KB) - IBIS 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VSSOP (DCU) 8 Ultra Librarian
DSBGA (YZP) 8 Ultra Librarian
UQFN (RSE) 8 Ultra Librarian
SSOP (DCT) 8 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片