產品詳細資料

Bits (#) 8 Data rate (max) (Mbps) 2 Topology Open drain, Push-Pull Output drive capability (max) (mA) 48000 Vin (min) (V) 4.5 Vin (max) (V) 5.5 Applications GTL Features Single supply Technology family TTL Supply current (max) (mA) 120 Rating Catalog Operating temperature range (°C) 0 to 70
Bits (#) 8 Data rate (max) (Mbps) 2 Topology Open drain, Push-Pull Output drive capability (max) (mA) 48000 Vin (min) (V) 4.5 Vin (max) (V) 5.5 Applications GTL Features Single supply Technology family TTL Supply current (max) (mA) 120 Rating Catalog Operating temperature range (°C) 0 to 70
SOIC (DW) 24 159.65 mm² (15.5 mm × 10.3 mm)
  • 10KH Compatible
  • ECL and TTL Control Inputs
  • Noninverting Outputs
  • Flow-Through Architecture Optimizes PCB Layout
  • Center Pin VCC, VEE, and GND Configurations Minimize High-Speed Switching Noise
  • Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

  • 10KH Compatible
  • ECL and TTL Control Inputs
  • Noninverting Outputs
  • Flow-Through Architecture Optimizes PCB Layout
  • Center Pin VCC, VEE, and GND Configurations Minimize High-Speed Switching Noise
  • Package Options Include "Small Outline" Packages and Standard Plastic 300-mil DIPs

This octal ECL-to-TTL translator is designed to provide a efficient translation between a 10KH ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

Two output-enable pins, OE1 and OE2, are provided. These control inputs are ANDed together with OE1 being ECL compatible and OE2 being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.

The SN10KHT5541 is characterized for operation from 0°C to 75°C.

This octal ECL-to-TTL translator is designed to provide a efficient translation between a 10KH ECL signal environment and a TTL signal environment. This device is designed specifically to improve the performance and density of ECL-to-TTL CPU/bus-oriented functions such as memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

Two output-enable pins, OE1 and OE2, are provided. These control inputs are ANDed together with OE1 being ECL compatible and OE2 being TTL compatible. This offers the choice of controlling the outputs of the device from either a TTL or ECL signal environment.

The SN10KHT5541 is characterized for operation from 0°C to 75°C.

下載

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相似於所比較的產品。
SN65ELT21 現行 5V PECL 到 TTL 轉換器 PECL to TTL translator with low propagation delay.

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 Octal ECL-to-TTL Translator With 3-State Outputs datasheet (Rev. A) 1990/10/1

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​