產品詳細資料

PGA/VGA PGA Number of channels 1 Vs (min) (V) 8 Vs (max) (V) 36 Input type Differential Output type Single-ended Input offset drift (±) (typ) (µV/°C) 0.2 Interface type GPIO Noise at 0.1 Hz to 10 Hz (typ) (VPP) 0.00000026 BW at Acl (MHz) 10 Acl, min spec gain (V/V) 0.125 Gain (max) (dB) 24 Architecture Bipolar Features Overvoltage protection, Super-beta Vos (offset voltage at 25°C) (typ) (mV) 0.05 Input voltage noise (typ) (µV√Hz) 0.0078 Slew rate (typ) (V/µs) 35 Iq per channel (typ) (mA) 4.3 Gain error (typ) (%) 0.02 Gain drift (max) (ppm/°C) 2 Rating Catalog Operating temperature range (°C) -40 to 125
PGA/VGA PGA Number of channels 1 Vs (min) (V) 8 Vs (max) (V) 36 Input type Differential Output type Single-ended Input offset drift (±) (typ) (µV/°C) 0.2 Interface type GPIO Noise at 0.1 Hz to 10 Hz (typ) (VPP) 0.00000026 BW at Acl (MHz) 10 Acl, min spec gain (V/V) 0.125 Gain (max) (dB) 24 Architecture Bipolar Features Overvoltage protection, Super-beta Vos (offset voltage at 25°C) (typ) (mV) 0.05 Input voltage noise (typ) (µV√Hz) 0.0078 Slew rate (typ) (V/µs) 35 Iq per channel (typ) (mA) 4.3 Gain error (typ) (%) 0.02 Gain drift (max) (ppm/°C) 2 Rating Catalog Operating temperature range (°C) -40 to 125
VQFN (RGT) 16 9 mm² (3 mm × 3 mm)
  • Differential to single-ended conversion
  • Eight pin-programmable binary gains
    • G (V/V) = ⅛, ¼, ½, 1, 2, 4, 8, and 16
  • Low gain error drift: ±2ppm/°C (maximum)
  • Faster signal processing:
    • Wide bandwidth: 10MHz at all gains
    • High slew rate: 35V/µs at G ≥ ½ V/V
    • Settling time: 700ns to 0.01%, 950ns to 0.0015%
    • Input stage noise: 8.6nV/√Hz at G = 16V/V
    • Filter option to achieve better SNR
  • Input overvoltage protection to ±40V beyond supplies
  • Input-stage supply range:
    • Single supply: 8V to 36V
    • Dual supply: ±4V to ±18V
  • Independent output power-supply pins
  • Output-stage supply range:
    • Single supply: 4.5V to 36V
    • Dual supply: ±2.25V to ±18V
  • Specified temperature range: ­–40°C to +125°C
  • Small package: 3mm × 3mm QFN
  • Differential to single-ended conversion
  • Eight pin-programmable binary gains
    • G (V/V) = ⅛, ¼, ½, 1, 2, 4, 8, and 16
  • Low gain error drift: ±2ppm/°C (maximum)
  • Faster signal processing:
    • Wide bandwidth: 10MHz at all gains
    • High slew rate: 35V/µs at G ≥ ½ V/V
    • Settling time: 700ns to 0.01%, 950ns to 0.0015%
    • Input stage noise: 8.6nV/√Hz at G = 16V/V
    • Filter option to achieve better SNR
  • Input overvoltage protection to ±40V beyond supplies
  • Input-stage supply range:
    • Single supply: 8V to 36V
    • Dual supply: ±4V to ±18V
  • Independent output power-supply pins
  • Output-stage supply range:
    • Single supply: 4.5V to 36V
    • Dual supply: ±2.25V to ±18V
  • Specified temperature range: ­–40°C to +125°C
  • Small package: 3mm × 3mm QFN

The PGA849 is a wide-bandwidth, low-noise programmable gain instrumentation amplifier for differential-to-single-ended conversion. The PGA849 is equipped with eight binary gain settings, from an attenuating gain of 0.125V/V to a maximum of 16V/V, using three digital gain selection pins.

The PGA849 architecture is optimized to drive inputs of high-resolution, precision analog-to-digital converters (ADCs) with sampling rates up to 1MSPS without the need for an additional ADC driver. The output-stage power supplies are decoupled from the input stage to protect the ADC or downstream devices against overdrive damage.

The super-beta input transistors offer an impressively low input bias current, which in turn provides a very low input current noise density of 0.3pA/√Hz, making the PGA849 a versatile choice for virtually any sensor type. The low-noise current-feedback front-end architecture offers exceptional gain flatness even at high frequencies, making the PGA849 an excellent high-impedance sensor readout device. Integrated protection circuitry on the input pins handles overvoltages of up to ±40V beyond the power-supply voltages.

The PGA849 is a wide-bandwidth, low-noise programmable gain instrumentation amplifier for differential-to-single-ended conversion. The PGA849 is equipped with eight binary gain settings, from an attenuating gain of 0.125V/V to a maximum of 16V/V, using three digital gain selection pins.

The PGA849 architecture is optimized to drive inputs of high-resolution, precision analog-to-digital converters (ADCs) with sampling rates up to 1MSPS without the need for an additional ADC driver. The output-stage power supplies are decoupled from the input stage to protect the ADC or downstream devices against overdrive damage.

The super-beta input transistors offer an impressively low input bias current, which in turn provides a very low input current noise density of 0.3pA/√Hz, making the PGA849 a versatile choice for virtually any sensor type. The low-noise current-feedback front-end architecture offers exceptional gain flatness even at high frequencies, making the PGA849 an excellent high-impedance sensor readout device. Integrated protection circuitry on the input pins handles overvoltages of up to ±40V beyond the power-supply voltages.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的裝置。
最新 PGA854 現行 低雜訊高頻寬全差動輸出可編程增益儀器放大器 Differential output alternative with higher decade gain options (0.5 to 100 V/V)
最新 PGA848 現行 低雜訊高頻寬精密可編程增益放大器 Drop-in alternative featuring higher decade gain range (0.5 to 100 V/V)
功能相同,但針腳輸出與所比較的裝置不同。
PGA855 現行 具有低雜訊、寬頻、全差動輸出可編程增益儀器放大器 Differential output version

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 PGA849 Low-Noise, Wide-Bandwidth, Precision Programmable Gain Instrumentation Amplifier datasheet (Rev. A) PDF | HTML 2024/12/12
Product overview PGA855 and PGA849 Product Overview (Rev. A) PDF | HTML 2024/7/11
應用說明 Achieve High SNR with the PGA855, Fully Differential Programmable-Gain Amplifier PDF | HTML 2024/3/21

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

PGA849EVM — PGA849 評估模組

PGA849EVM 提供對 PGA849 裝置的功能存取,並可測量該裝置性能。PGA849 是一套精密、高頻寬可編程增益儀器放大器 (PGA),適合差動至單端轉換最佳化,以驅動取樣率高達 1MSPS 的高性能類比轉數位轉換器 (ADC),無需額外 ADC 驅動器。
使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

PGA849 PSpice Model

SBOMCI6.ZIP (28 KB) - PSpice 模型
支援產品和硬體
模擬型號

PGA849 Spice Model (Generic)

SBOMCI5.ZIP (6 KB) - TISpice 模型
支援產品和硬體
模擬型號

PGA849 TINA-TI Reference Design

SBOMCI8 (103 KB) - TINA-TI 參考設計
支援產品和硬體
模擬型號

PGA849 TINA-TI Spice Model

SBOMCI7.ZIP (13 KB) - TINA-TI Spice 模型
支援產品和硬體
計算工具

PGA849-CALC — PGA849 輸入和輸出範圍計算機

Excel based calculator tool to provide user friendly, visual interface to support customer calculate inout and out range of the PGA849 based on user inputs of Supply voltage.
支援產品和硬體
參考設計

TIDA-010945 — 整合式低漂移精密數位萬用表和資料擷取訊號鏈參考設計

此參考設計說明用於 DC 量測之高性能訊號鏈的理論、設計與測試。主要目標應用是數位萬用表 (DMM),但此設計也適用於其他應用,例如資料擷取 (DAQ) 和狀況監控。此設計使用高性能 24 位元類比轉數位轉換器 ADS127L21,以及低雜訊可編程增益放大器 PGA855,並具備 ±2.4ppm 的典型非線性與低溫度致漂移,進而實現高 DC 準確度。這些裝置皆高度整合,可簡化整體訊號鏈設計。

支援產品和硬體
參考設計

TIDA-010962 — 自動測試設備 (ATE) 80V 離散式浮動 VI 參考設計

此參考設計展現四象限離散式浮動電壓與電流 (VI) 設計。電壓輸出支援 ±40V 和 0V 至 80V 範圍,並提供 500mA、10mA 和 10μA 三種電流範圍。此設計可在強制電壓 (FV)、強制電流 (FI)、緩衝器及具有類比回饋迴路的 Gang 模式下運作。憑藉 20 位元強制數位轉類比轉換器 (DAC) 和 18 位元、2 通道類比轉數位轉換器 (ADC) 以及精密訊號鏈,該參考設計可實現校準後控制與測量具備 0.01% 準確度。

支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGT) 16 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片