產品詳細資料

PGA/VGA PGA Number of channels 1 Vs (min) (V) 9 Vs (max) (V) 36 Input type Differential Output type Single-ended Input offset drift (±) (typ) (µV/°C) 0.2 Interface type GPIO BW at Acl (MHz) 8 Acl, min spec gain (V/V) 0.5 Gain (max) (dB) 40 Architecture Bipolar Features Overvoltage protection, Super-beta Vos (offset voltage at 25°C) (typ) (mV) 0.05 Input voltage noise (typ) (µV√Hz) 0.0499 Slew rate (typ) (V/µs) 23 Iq per channel (typ) (mA) 5.3 Gain error (typ) (%) 0.015 Gain drift (max) (ppm/°C) 2 Rating Catalog Operating temperature range (°C) -40 to 125
PGA/VGA PGA Number of channels 1 Vs (min) (V) 9 Vs (max) (V) 36 Input type Differential Output type Single-ended Input offset drift (±) (typ) (µV/°C) 0.2 Interface type GPIO BW at Acl (MHz) 8 Acl, min spec gain (V/V) 0.5 Gain (max) (dB) 40 Architecture Bipolar Features Overvoltage protection, Super-beta Vos (offset voltage at 25°C) (typ) (mV) 0.05 Input voltage noise (typ) (µV√Hz) 0.0499 Slew rate (typ) (V/µs) 23 Iq per channel (typ) (mA) 5.3 Gain error (typ) (%) 0.015 Gain drift (max) (ppm/°C) 2 Rating Catalog Operating temperature range (°C) -40 to 125
VQFN (RGT) 16 9 mm² (3 mm × 3 mm)
  • Differential to single-ended conversion
  • Eight pin-programmable decade (scope) gains
    • G (V/V) = ½, 1, 2, 5, 10, 20, 50, and 100
  • Low gain error drift: ±2ppm/°C (maximum)
  • Faster signal processing:
    • Wide bandwidth: 6.2MHz (G < 10), 2.4MHz (G = 50, 100)
    • High slew rate: 43V/µs at all gains
    • Settling time: 710ns to 0.01% (G < 20)
    • Input stage noise: 8.5nV/√Hz at G > 10V/V
    • Filter option to achieve better SNR
  • Input overvoltage protection to ±40V beyond supplies
  • Input-stage supply range:
    • Single supply: 9V to 36V
    • Dual supply: ±4.5V to ±18V
  • Independent output power-supply pins
  • Output-stage supply range:
    • Single supply: 4.5V to 36V
    • Dual supply: ±2.25V to ±18V
  • Specified temperature range: ­–40°C to +125°C
  • Small package: 3mm × 3mm VQFN
  • Differential to single-ended conversion
  • Eight pin-programmable decade (scope) gains
    • G (V/V) = ½, 1, 2, 5, 10, 20, 50, and 100
  • Low gain error drift: ±2ppm/°C (maximum)
  • Faster signal processing:
    • Wide bandwidth: 6.2MHz (G < 10), 2.4MHz (G = 50, 100)
    • High slew rate: 43V/µs at all gains
    • Settling time: 710ns to 0.01% (G < 20)
    • Input stage noise: 8.5nV/√Hz at G > 10V/V
    • Filter option to achieve better SNR
  • Input overvoltage protection to ±40V beyond supplies
  • Input-stage supply range:
    • Single supply: 9V to 36V
    • Dual supply: ±4.5V to ±18V
  • Independent output power-supply pins
  • Output-stage supply range:
    • Single supply: 4.5V to 36V
    • Dual supply: ±2.25V to ±18V
  • Specified temperature range: ­–40°C to +125°C
  • Small package: 3mm × 3mm VQFN

The PGA848 is a wide-bandwidth, low-noise programmable gain instrumentation amplifier for differential-to-single-ended conversion. The PGA848 is equipped with eight decade (scope) gain settings, from an attenuating gain of 0.5V/V to a maximum of 100V/V. Gain is set using three digital gain selection pins.

The PGA848 architecture is optimized to drive inputs of high-resolution, precision analog-to-digital converters (ADCs) with sampling rates up to 1MSPS without additional ADC drivers. The output-stage power supplies are decoupled from the input stage to protect the ADC or downstream devices against overdrive damage.

The super-beta input transistors offer an impressively low input bias current, which in turn provides a very low input current noise density of 0.3pA/√Hz. This capability makes the PGA848 a versatile choice for virtually any sensor type. The low-noise current-feedback front-end architecture offers exceptional gain flatness even at high frequencies, making the PGA848 an excellent high-impedance sensor readout device. Integrated protection circuitry on the input pins handles overvoltages of up to ±40V beyond the power-supply voltages.

The PGA848 is a wide-bandwidth, low-noise programmable gain instrumentation amplifier for differential-to-single-ended conversion. The PGA848 is equipped with eight decade (scope) gain settings, from an attenuating gain of 0.5V/V to a maximum of 100V/V. Gain is set using three digital gain selection pins.

The PGA848 architecture is optimized to drive inputs of high-resolution, precision analog-to-digital converters (ADCs) with sampling rates up to 1MSPS without additional ADC drivers. The output-stage power supplies are decoupled from the input stage to protect the ADC or downstream devices against overdrive damage.

The super-beta input transistors offer an impressively low input bias current, which in turn provides a very low input current noise density of 0.3pA/√Hz. This capability makes the PGA848 a versatile choice for virtually any sensor type. The low-noise current-feedback front-end architecture offers exceptional gain flatness even at high frequencies, making the PGA848 an excellent high-impedance sensor readout device. Integrated protection circuitry on the input pins handles overvoltages of up to ±40V beyond the power-supply voltages.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的裝置。
最新 PGA854 現行 低雜訊高頻寬全差動輸出可編程增益儀器放大器 Differential output version
PGA855 現行 具有低雜訊、寬頻、全差動輸出可編程增益儀器放大器 Differential output alternative with binary decade gain options (0.125 to 16 V/V)
PGA849 現行 低雜訊高頻寬精密可編程增益放大器 Drop-in alternative featuring binary gain range (0.125 to 16 V/V)

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 PGA848 Low-Noise, Wide-Bandwidth, Scope Gain, Single-Ended Output, Programmable Gain Instrumentation Amplifier datasheet (Rev. A) PDF | HTML 2025/12/5

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

PGA848EVM — PGA848 評估模組

PGA848 評估模組 (PGA848EVM) 是一個用於評估 PGA848 的開發平台,該器件為高精度、低雜訊、寬頻的可編程增益儀器放大器 (PGIA)。PGA848 具備八個十進位(範圍)增益設定,範圍自衰減增益 0.5V/V 至最大 100V/V,並透過三個數位增益選擇引腳進行設定。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

PGA848 PSpice Model

SBOMCS7.ZIP (45 KB) - PSpice 模型
支援產品和硬體
模擬型號

PGA848 TINA-TI Reference Design

SBOMCS6 (40 KB) - TINA-TI 參考設計
支援產品和硬體
模擬型號

PGA848 TINA-TI Spice Model (Rev. A)

SBOMCS5A.ZIP (8 KB) - TINA-TI Spice 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RGT) 16 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片