首頁 電源管理 閘極驅動器 半橋式驅動器

LM2103

現行

具有 8-V UVLO、失效時間及反相輸入針腳的 107-A、0.5-A/0.8-A 半橋閘極驅動器。

產品詳細資料

Bootstrap supply voltage (max) (V) 107 Power switch IGBT, MOSFET Input supply voltage (min) (V) 9 Input supply voltage (max) (V) 18 Peak output current (A) 0.65 Operating temperature range (°C) -40 to 125 Undervoltage lockout (typ) (V) 8 Rating Catalog Fall time (ns) 18 Iq (mA) 0.0333 Input threshold CMOS, TTL Channel input logic Inverting, Noninverting Switch node voltage (V) -1 Features Dead time control Driver configuration Single input
Bootstrap supply voltage (max) (V) 107 Power switch IGBT, MOSFET Input supply voltage (min) (V) 9 Input supply voltage (max) (V) 18 Peak output current (A) 0.65 Operating temperature range (°C) -40 to 125 Undervoltage lockout (typ) (V) 8 Rating Catalog Fall time (ns) 18 Iq (mA) 0.0333 Input threshold CMOS, TTL Channel input logic Inverting, Noninverting Switch node voltage (V) -1 Features Dead time control Driver configuration Single input
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • Drives two N-channel MOSFETs in half-bridge configuration
  • 8-V typical undervoltage lockout on GVDD
  • 107-V absolute maximum voltage on BST
  • –19.5-V absolute maximum negative transient voltage handling on SH
  • 0.5-A/0.8-A peak source/sink currents
  • 475-ns typical fixed internal dead-time
  • Built-in cross conduction prevention
  • 115-ns typical propagation delay
  • Inverting input pin INL
  • Drives two N-channel MOSFETs in half-bridge configuration
  • 8-V typical undervoltage lockout on GVDD
  • 107-V absolute maximum voltage on BST
  • –19.5-V absolute maximum negative transient voltage handling on SH
  • 0.5-A/0.8-A peak source/sink currents
  • 475-ns typical fixed internal dead-time
  • Built-in cross conduction prevention
  • 115-ns typical propagation delay
  • Inverting input pin INL

The LM2103 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The INL inverting input allows the driver to be used in either dual or single PWM input applications.

The fixed dead-time and the –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The LM2103 is available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.

The LM2103 is a compact, high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configuration. The INL inverting input allows the driver to be used in either dual or single PWM input applications.

The fixed dead-time and the –1-V DC and –19.5-V transient negative voltage handling on the SH pin improve the system robustness in high noise applications. The LM2103 is available in an 8-pin SOIC package compatible with industry standard pinouts. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails for protection during power up and power down.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能相同,但針腳輸出與所比較的裝置不同。
LM2104 現行 具有 8-V UVLO、失效時間與關機的 107-V、0.5-A/0.8-A 半橋閘極驅動器 Alternative pinout with shutdown pin
LM2105 現行 具有 5-V UVLO 與整合式舉二極體的 107-V 0.5-A/0.8-A 半橋閘極驅動器 Similar product featuring an integrated bootstrap diode and dual independent inputs

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 17
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 LM2103 107-V, 0.5-A/0.8-A Half-Bridge Driver with 8-V UVLO, Dead Time, and Inverting Input datasheet (Rev. A) PDF | HTML 2023/8/9
應用說明 Mapping Application Requirements with the 120V Halfbridge Gate Driver (Rev. A) PDF | HTML 2026/2/27
Application brief Why Low-Side Gate Drivers are Better Than Discrete Designs PDF | HTML 2025/11/13
應用說明 Benefits and Use of Single Input Gate Drivers with Programmable Dead Time PDF | HTML 2025/4/23
Product overview LM2x0x: TI's First 2mm by 2mm Half-Bridge Gate Driver PDF | HTML 2025/4/10
應用說明 Using Half-Bridge Gate Driver to Achieve 100% Duty Cycle for High Side FET PDF | HTML 2024/3/25
應用說明 Challenges and Solutions for Half-Bridge Gate Drivers in Bidirectional DC-DC Converters PDF | HTML 2024/1/24
應用說明 How to Choose a Gate Driver for DC Motor Drives PDF | HTML 2023/10/5
應用說明 Bootstrap Circuitry Selection for Half Bridge Configurations (Rev. A) PDF | HTML 2023/9/8
應用說明 Comparative Analysis of Two Different Methods for Gate-Drive Current Boosting (Rev. A) PDF | HTML 2022/2/17
應用說明 Voltage Fed Full Bridge DC-DC & DC-AC Converter High-Freq Inverter Using C2000 (Rev. D) 2021/4/7
應用說明 Implementing High-Side Switches Using Half-Bridge Gate Drivers for 48-V Battery. 2020/5/12
Application brief External Gate Resistor Selection Guide (Rev. A) 2020/2/28
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 2020/2/28
Application brief Small Price Competitive 100-V Driver for 48-V BLDC Motor Drives 2019/10/22
應用說明 Maximizing DC/DC converter designs with UCC27282 2019/1/18
應用說明 UCC27282 Improving motor drive system robustness 2019/1/11

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

LM2105EVM — 具有整合式自舉二極體且適用於 105-V 半橋驅動器的 LM2105 評估模組

LM2105 評估模組 (EVM) 是用於評估 LM2105 性能的平台。LM2105 是一款具有 0.5-A 峰值源極和 0.8-A 汲極電流的 105-V、開機電壓、高壓側、低壓側驅動器,適用於驅動兩個 N 通道金屬氧化半導體場效電晶體 (MOSFET)。相同的電路板可用於評估支援封裝中的針腳對針腳相容零件。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

LM2103 PSpice Transient Model (Rev. A)

SNVMCE3A.ZIP (811 KB) - PSpice 模型
支援產品和硬體
計算工具

LM2X0X-CALC — LM2x0x 電路圖審查範本

LM2x0x Schematic Review Template (zip)
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片