產品詳細資料

Number of channels 2 Vn at 1 kHz (nV√Hz) 4.3 Breakdown voltage (V) 30 VDS (V) 30 VGS (V) 5 Rating Catalog Operating temperature range (°C) -40 to 125
Number of channels 2 Vn at 1 kHz (nV√Hz) 4.3 Breakdown voltage (V) 30 VDS (V) 30 VGS (V) 5 Rating Catalog Operating temperature range (°C) -40 to 125
X2SON (DTQ) 6 0.8 mm² (1 mm × 0.8 mm)
  • Monolithic, matched, N-Channel JFETs
  • Self-biased gates for high input impedance (>400GOhm)
  • Low input capacitance: 0.85pF per JFET
  • Low noise: ˗110dBV(A-wt.) with 5pF input capacitance
  • Low VGS mismatch: 30mV (max)
  • Low IDSS mismatch: 5% (max)
  • High gate-to-drain breakdown voltage: 30V
  • Extremely Small Package: 0.8mm × 1mm X2SON
  • Monolithic, matched, N-Channel JFETs
  • Self-biased gates for high input impedance (>400GOhm)
  • Low input capacitance: 0.85pF per JFET
  • Low noise: ˗110dBV(A-wt.) with 5pF input capacitance
  • Low VGS mismatch: 30mV (max)
  • Low IDSS mismatch: 5% (max)
  • High gate-to-drain breakdown voltage: 30V
  • Extremely Small Package: 0.8mm × 1mm X2SON

The JFE2325 is a monolithic, matched-pair discrete JFET intended for use with very high-impedance sensors such as electret condenser microphones (ECMs). The device consists of two N-channel JFETs, laid out for excellent matching on a single die. The gate of each JFET is biased by an integrated diode which allows for direct coupling of a signal source to the gate without the need for a biasing resistor. The JFE2325 achieves much higher input impedance (>400GOhm) than possible if discrete resistors were used to bias the gate. Furthermore, the JFE2325 features an extremely low input capacitance of 0.85pF per JFET which maximizes signal levels from transducers with extremely low output capacitance.

Each JFET is capable of 0.7mS of transconductance when configured to run at the full drain current of 385µA. The JFETs can be used individually, or in parallel for higher transconductance and lower noise.

The JFE2325 can withstand a high gate-to-drain voltage of 30V. The temperature range is specified from –40°C to +125°C.

The JFE2325 is a monolithic, matched-pair discrete JFET intended for use with very high-impedance sensors such as electret condenser microphones (ECMs). The device consists of two N-channel JFETs, laid out for excellent matching on a single die. The gate of each JFET is biased by an integrated diode which allows for direct coupling of a signal source to the gate without the need for a biasing resistor. The JFE2325 achieves much higher input impedance (>400GOhm) than possible if discrete resistors were used to bias the gate. Furthermore, the JFE2325 features an extremely low input capacitance of 0.85pF per JFET which maximizes signal levels from transducers with extremely low output capacitance.

Each JFET is capable of 0.7mS of transconductance when configured to run at the full drain current of 385µA. The JFETs can be used individually, or in parallel for higher transconductance and lower noise.

The JFE2325 can withstand a high gate-to-drain voltage of 30V. The temperature range is specified from –40°C to +125°C.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 JFE2325 Dual, Low-Power, N-Channel JFET for Electret Microphones datasheet (Rev. A) PDF | HTML 2026/6/18

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

JFE2325EVM — JFE2325 評估模組

JFE2325 評估板可將 DTQ 封裝中的 JFE2325 裝置轉換為易於使用的標準雙列 300mil 寬 PDIP 封裝腳位。PCB 可用於標準 PDIP 插座。電路板尺寸為 550mil × 600mil。
使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

JFE2325 PSpice Model

SLVMF68.ZIP (62 KB) - PSpice 模型
支援產品和硬體
模擬型號

JFE2325 SPICE Model

SLVMF24.ZIP (1 KB) - TISpice 模型
支援產品和硬體
模擬型號

JFE2325 TINA-TI Reference Design

SLVMF25 (10 KB) - TINA-TI 參考設計
支援產品和硬體
模擬型號

JFE2325 TINA-TI SPICE Model

SLVMF26.ZIP (3 KB) - TINA-TI Spice 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
X2SON (DTQ) 6 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片