產品詳細資料

Rating HiRel Enhanced Product Integrated isolated power No Number of channels 2 Forward/reverse channels 1 forward / 1 reverse Data rate (max) (Mbps) 1 Protocols GPIO, PWM, UART SPI frequency (max) (MHz) 17.8 Propagation delay time (typ) (ns) 9 Propagation delay time (max) (ns) 14 Part-to-part output skew (max) (ns) 4.9 Pulse-width distortion (t(PHL) - t(PLH)) (max) (ns) 4 Isolation rating Basic Working isolation voltage (VIOWM) (Vrms) 566 Withstand isolation voltage (VISO) (Vrms) 2500 Surge isolation voltage (VIOSM) (kVPK) 4 CMTI (min) (kV/µs) 25 Default output High Creepage (min) (mm) 4 Current consumption per channel (DC) (typ) (mA) 1.5 Current consumption per channel (1 Mbps) (typ) (mA) 1.5 Operating temperature range (°C) -55 to 125 Transient isolation voltage (VIOTM) (VPK) 4242 Clearance (min) (mm) 4
Rating HiRel Enhanced Product Integrated isolated power No Number of channels 2 Forward/reverse channels 1 forward / 1 reverse Data rate (max) (Mbps) 1 Protocols GPIO, PWM, UART SPI frequency (max) (MHz) 17.8 Propagation delay time (typ) (ns) 9 Propagation delay time (max) (ns) 14 Part-to-part output skew (max) (ns) 4.9 Pulse-width distortion (t(PHL) - t(PLH)) (max) (ns) 4 Isolation rating Basic Working isolation voltage (VIOWM) (Vrms) 566 Withstand isolation voltage (VISO) (Vrms) 2500 Surge isolation voltage (VIOSM) (kVPK) 4 CMTI (min) (kV/µs) 25 Default output High Creepage (min) (mm) 4 Current consumption per channel (DC) (typ) (mA) 1.5 Current consumption per channel (1 Mbps) (typ) (mA) 1.5 Operating temperature range (°C) -55 to 125 Transient isolation voltage (VIOTM) (VPK) 4242 Clearance (min) (mm) 4
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm)
  • Highest Signaling Rate: 1 Mbps
  • Low Power Consumption, Typical ICC per Channel (3.3-V Operation): 1.5 mA
  • Low Propagation Delay – 9 ns Typical
  • Low Skew – 300 ps Typical
  • Wide TJ Range: -55°C to 136°C
  • 50-kV/µs Transient Immunity, Typical
  • Over 25-Year Isolation Integrity at Rated Voltage
  • Operates From 3.3-V and 5-V Supply and Logic Levels
  • 3.3-V and 5-V Level Translation
  • Narrow Body SOIC-8 Package
  • Safety and Regulatory Approvals:
    • 4242 VPK Isolation per DIN V VDE V 0884-10 and DIN EN 61010-1
    • 2500 VRMS Isolation for 1 minute per UL 1577
    • CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 Standards
    • CQC Certification per GB4943.1-2011
  • Highest Signaling Rate: 1 Mbps
  • Low Power Consumption, Typical ICC per Channel (3.3-V Operation): 1.5 mA
  • Low Propagation Delay – 9 ns Typical
  • Low Skew – 300 ps Typical
  • Wide TJ Range: -55°C to 136°C
  • 50-kV/µs Transient Immunity, Typical
  • Over 25-Year Isolation Integrity at Rated Voltage
  • Operates From 3.3-V and 5-V Supply and Logic Levels
  • 3.3-V and 5-V Level Translation
  • Narrow Body SOIC-8 Package
  • Safety and Regulatory Approvals:
    • 4242 VPK Isolation per DIN V VDE V 0884-10 and DIN EN 61010-1
    • 2500 VRMS Isolation for 1 minute per UL 1577
    • CSA Component Acceptance Notice 5A, IEC 60950-1 and IEC 61010-1 Standards
    • CQC Certification per GB4943.1-2011

The ISO7421-EP device provides galvanic isolation up to 2500 VRMS for 1 minute per UL. The ISO7421-EP device has two isolated channels. Each isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO2) insulation barrier. Used in conjunction with isolated power supplies, the device prevents noise currents on a data bus or other circuit from entering the local ground and interfering with or damaging sensitive circuitry.

This device have TTL input thresholds and require two supply voltages, 3.3 or 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply.

The ISO7421-EP device is specified for signaling rates up to 1 Mbps. Due to its fast response time, under most cases, this device will also transmit data with much shorter pulse widths. Designers should add external filtering to remove spurious signals with input pulse duration <20 ns if desired.

The ISO7421-EP device provides galvanic isolation up to 2500 VRMS for 1 minute per UL. The ISO7421-EP device has two isolated channels. Each isolation channel has a logic input and output buffer separated by a silicon dioxide (SiO2) insulation barrier. Used in conjunction with isolated power supplies, the device prevents noise currents on a data bus or other circuit from entering the local ground and interfering with or damaging sensitive circuitry.

This device have TTL input thresholds and require two supply voltages, 3.3 or 5 V, or any combination. All inputs are 5-V tolerant when supplied from a 3.3-V supply.

The ISO7421-EP device is specified for signaling rates up to 1 Mbps. Due to its fast response time, under most cases, this device will also transmit data with much shorter pulse widths. Designers should add external filtering to remove spurious signals with input pulse duration <20 ns if desired.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 ISO7421-EP Low-Power Dual Digital Isolators datasheet PDF | HTML 2015/12/1
白皮書 Improve Your System Performance by Replacing Optocouplers with Digital Isolators (Rev. D) PDF | HTML 2025/11/7
白皮書 Why are Digital Isolators Certified to Meet Electrical Equipment Standards? 2021/11/16
白皮書 Distance Through Insulation: How Digital Isolators Meet Certification Requiremen PDF | HTML 2021/6/11

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DIGI-ISO-EVM — 通用數位隔離器評估模組

DIGI-ISO-EVM 是一款評估模組 (EVM),可評估任何 TI 單通道、雙通道、三通道、四通道或六通道數位隔離器裝置,並提供五種不同封裝 - 8 接腳窄體 SOIC (D)、8 接腳寬體 SOIC (DWV)、16 接腳寬體 SOIC (DWW)、16 接腳超寬體 SOIC (DWW) 和 16 接腳 (DBQ) 封裝。EVM 具備足夠 Berg 接腳選項,可用於評估具最少外部零組件的裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

ISO7421 IBIS Model (Rev. A)

SLOM200 (27 KB) - IBIS 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片