DS100BR111A
- Two Channel Repeaters for up to 10.3 Gbps
- DS100BR111 : 1x Bidirectional Lane
- DS100BR210: 2x Unidirectional Channels
- DS100BR111A : 1x Bidirectional Lane
- Low 65 mW/channel (Typical) Power Consumption,
with Option to Power Down Unused Channels - Advanced Signal Conditioning Features
- Receive Equalization up to +36 dB
- Transmit De-emphasis up to –12 dB
- Transmit VOD Control: 600 to 1200 mVp-p
- Low Residual DJ at 10.3 Gbps
- Programmable Via Pin Selection, EEPROM, or
SMBus Interface - Single Supply Voltage: 2.5 V or 3.3 V
- Flow-thru Pinout in 4 mm × 4 mm 24-pin
Leadless WQFN Package - 5 kV HBM ESD Rating
- –40 to 85°C Operating Temperature Range
The DS100BR111A is an extremely low power, high performance repeater designed to support serial links with data rates up to 10.3 Gbps. The DS100BR111A pinout is configured as one bidirectional lane (one transmit, one receive channel). The DS100BR111A inputs feature a powerful 4-stage continuous time linear equalizer (CTLE) to provide a boost of up to +36 dB at 5 GHz and open an input eye that is completely closed due to inter-symbol interference (ISI) induced by the interconnect mediums such as board traces or twin-axial copper cables. The transmitter features a programmable output de-emphasis driver with up to –12 dB and can drive output voltage levels from 600 mVp-p to 1200 mVp-p.
The programmable settings can be applied via pin control, SMBus protocol, or an external EEPROM. In the EEPROM mode, the configuration information is automatically loaded on power up, thereby eliminating the need for an external microprocessor or software driver. The DS100BR111A consumes just 65 mW/channel (typical), and allows the option to turn off unused channels. This ultra low power consumption eliminates the need for external heat sinks and simplifies thermal management in active cable applications.
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | DS100BR111A Ultra Low Power 10.3 Gbps 1-Lane Repeaters with Input Equalization and Output De-Emphasis datasheet (Rev. D) | PDF | HTML | 2015/1/30 | ||
| 應用說明 | Understanding EEPROM Programming for High Speed Repeaters and Mux Buffers | 2014/10/9 | ||||
| 使用指南 | DS100BR111AEVK User Guide SMA Evaluation Kit | 2014/4/9 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
SIGCONARCHITECT-WRTE — SigCon Architect With RTE v2.0.0.8
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (RTW) | 24 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。