ADC3664-SEP
- Radiation tolerant (-SEP only):
- Single-event latch-up (SEL) immune up to LET = 43 MeV-cm2/mg
- Single-event functional interrupt (SEFI) characterized up to LET = 43 MeV-cm2/mg
- Total ionizing dose (TID): 30krad(Si)
- Enhanced product (-EP and -SEP):
- Meets ASTM E595 outgassing specification
- Vendor item drawing (VID)
- Temperature range: –55°C to 105°C
- One fabrication, assembly, and test site
- Gold bond wire, NiPdAu lead finish
- Wafer lot traceability
- Extended product life cycle
- Dual channel, 125MSPS ADC
- 14-bit resolution (no missing codes)
- Noise floor: –156.9dBFS/Hz
- Low power consumption: 100mW/ch (at 125MSPS)
- Latency: 2 clock cycles
- Voltage reference options:
- External: 1 to 125MSPS
- Internal: 100 to 125MSPS
- Input bandwidth: 200MHz (3dB)
- INL: ±2.6 LSB; DNL: ±0.9 LSB (typical)
- On-chip DSP (optional/bypassable)
- Decimation by 2, 4, 8, 16, 32
- 32-bit NCO
- Serial LVDS digital interface (2-, 1- and 1/2-wire)
- Small Footprint: 40 QFN (5 × 5mm) package
- Spectral performance (fIN = 5MHz):
- SNR: 77.5dBFS
- SFDR: 84dBc HD2, HD3
- SFDR: 92dBFS worst spur
The ADC3664-xEP device is a low-noise, ultra-low power, 14-bit, 125MSPS, high-speed dual channel ADC. Designed for lowest noise performance, the device delivers a noise spectral density of -156.9dBFS/Hz combined with linearity and dynamic range. The ADC3664-xEP offers IF sampling support which makes the device designed for a wide range of applications. High-speed control loops benefit from the short latency as low as one clock cycle. The ADC consumes only 100mW/ch at 125MSPS, and the power consumption scales well with lower sampling rates.
The ADC3664-xEP uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports a two-lane, one-lane and half-lane option. The device supports an extended temperature range from –55°C to +105°C.
技術文件
| 類型 | 標題 | 日期 | ||
|---|---|---|---|---|
| * | Data sheet | ADC3664-SEP ADC3664-EP 14-Bit, 125MSPS, Low Noise, Low Power Dual Channel ADC datasheet | PDF | HTML | 2025年 4月 7日 |
| * | Radiation & reliability report | ADC3664-SEP Single Event Effects Report | PDF | HTML | 2025年 3月 25日 |
| * | Radiation & reliability report | ADC3664-SEP Production Flow and Reliability Report | PDF | HTML | 2025年 3月 19日 |
| * | Radiation & reliability report | ADC3664-SEP Total Ionizing Dose (TID) Radiation Report | 2025年 3月 19日 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ADC3664EVM — 具有 SLVDS 介面的 ADC3664 雙路、14 位元、125MSPS、高 SNR、低功耗 ADC 評估模組
ADC3664EVMCVAL — ADC3664-SP 評估模組
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WQFN (RSB) | 40 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。