TLV1548-EP
- Controlled Baseline
- One Assembly Site, One Test Site, One Fabrication Site
- Extended Temperature Performance of 40°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree

- Conversion Time ≤ 10 µs
- 10-Bit-Resolution ADC
- Programmable Power-Down Mode . . . 1 µA
- Wide Range Single-Supply Operation of 2.7 V dc to 5.5 V dc
- Analog Input Range of 0 V to VCC
- Built-in Analog Multiplexer with 8 Analog Input Channels
- TMS320 DSP and Microprocessor SPI and QSPI Compatible Serial Interfaces
- End-of-Conversion (EOC) Flag
- Inherent Sample-and-Hold Function
- Built-In Self-Test Modes
- Programmable Power and Conversion Rate
- Asynchronous Start of Conversion for Extended Sampling
- Hardware I/O Clock Phase Adjust Input
Component qualification in accordance with JEDEC and industry
standards to ensure reliable operation over an extended
temperature range. This includes, but is not limited to, Highly
Accelerated Stress Test (HAST) or biased 85/85, temperature
cycle, autoclave or unbiased HAST, electromigration, bond
intermetallic life, and mold compound life. Such qualification
testing should not be viewed as justifying use of this component
beyond specified performance and environmental limits.
SPI and QSPI are registered trademarks of Motorola, Inc.
The TLV1548 is a CMOS 10-bit switched-capacitor successive-approximation (SAR) analog-to-digital (A/D) converter. The device has a chip select (CS)\, input-output clock (I/O CLK), data input (DATA IN) and serial data output (DATA OUT) that provides a direct 4-wire synchronous serial peripheral interface (SPI, QSPI) port of a host microprocessor. When interfacing with a TMS320 DSP, an additional frame sync signal (FS) indicates the start of a serial data frame. The device allows high-speed data transfers from the host. The INV CLK\ input provides further timing flexibility for the serial interface.
In addition to a high-speed converter and versatile control capability, the device has an on-chip 11-channel multiplexer that can select any one of eight analog inputs or any one of three internal self-test voltages. The sample-and-hold function is automatic except for the extended sampling cycle, where the sampling cycle is started by the falling edge of asynchronous CSTART\. At the end of the A/D conversion, the end-of-conversion (EOC) output goes high to indicate that the conversion is complete. The TLV1548 is designed to operate with a wide range of supply voltages with very low power consumption. The power saving feature is further enhanced with a software-programmed power-down mode and conversion rate. The converter incorporated in the device features differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and isolation of analog circuitry from logic and supply noise. A switched-capacitor design allows low-error conversion over the full operating temperature range.
The TLV1548 has eight analog input channels. The TLV1548Q is characterized for operation from 40°C to 125°C.
관심 가지실만한 유사 제품
비교 대상 장치와 유사한 기능.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | Low-Voltage 10-Bit Analog-to-Digital Converter w/Serial Control & 8 Analog Input datasheet (Rev. A) | 2003. 12. 5 | ||
| * | VID | TLV1548-EP VID V6204618 | 2016. 6. 21 | ||
| e북 | Best of Baker's Best: Precision Data Converters -- SAR ADCs | 2015. 5. 21 | |||
| 애플리케이션 노트 | Determining Minimum Acquisition Times for SAR ADCs, part 2 | 2011. 3. 17 | |||
| 애플리케이션 노트 | Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A) | 2010. 11. 10 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| SSOP (DB) | 20 | Ultra Librarian |