SN74CB3Q3345
- High-bandwidth datapath (up to 500MHz)
- 5V-tolerant I/Os with device powered up or powered down
- Low and flat ON-state resistance (ron) characteristics over operating range (ron = 4Ω typical)
- Rail-to-rail switching on data
I/O ports
- 0- to 5V switching with 3.3V VCC
- 0- to 3.3V switching with 2.5V VCC
- Bidirectional data flow with near-zero propagation delay
- Low input, output capacitance minimizes loading and signal distortion (Cio(OFF) = 4pF typical)
- Fast switching frequency (f OE = 20MHz maximum)
- Data and control inputs provide undershoot clamp diodes
- Low power consumption (ICC = 0.7mA typical)
- VCC operating range from 2.3V to 3.6V
- Data I/Os support 0- to 5V signaling levels (0.8V, 1.2V, 1.5V, 1.8V, 2.5V, 3.3V, and 5V)
- Control inputs can be driven by TTL or 5V/3.3V CMOS outputs
- Ioff supports partial-power-down mode operation
- Latch-up performance exceeds 100mA per JESD 78, class II
- ESD performance tested per JESD
22
- 2000V human-body model (A114B, class II)
- 1000V charged-device model (C101)
The SN74CB3Q3345 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (ron). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3345 provides an optimized interface for broadband communications, networking, and data-intensive computing systems.
The SN74CB3Q3345 is organized as an 8-bit bus switch with two output-enable (OE, OE) inputs. When OE is high or OE is low, the bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is low and OE is high, the bus switch is OFF, and a high-impedance state exists between the A and B ports.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry prevents damaging current backflow through the device when powered down.
The device has isolation during power off. To maintain the high-impedance state during power up or power down, OE must be tied to VCC through a pullup resistor and OE must be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | SN74CB3Q3345 8-Bit FET BUS Switch 2.5V, 3.3V Low-Voltage High-Bandwidth BUS Switch datasheet (Rev. C) | PDF | HTML | 2026. 8. 21 | |
| 애플리케이션 노트 | Selecting the Correct Texas Instruments Signal Switch (Rev. E) | PDF | HTML | 2022. 6. 2 | ||
| 애플리케이션 노트 | Multiplexers and Signal Switches Glossary (Rev. B) | PDF | HTML | 2021. 12. 1 | ||
| Application brief | Eliminate Power Sequencing with Powered-off Protection Signal Switches (Rev. C) | PDF | HTML | 2021. 1. 6 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
LEADED-ADAPTER1 — TI의 5, 8, 10, 16 및 24핀 리드 패키지의 빠른 테스트를 위한 DIP 헤더 어댑터에 대한 표면 실장
EVM-LEADED1 보드를 사용하면 TI의 공통 리드가 있는 패키지를 브레드보드 방식으로 빠르게 테스트할 수 있습니다. 이 보드에는 TI의 D, DBQ, DCT, DCU, DDF, DGS, DGV 및 PW 표면 실장 패키지를 100mil DIP 헤더로 변환할 수 있는 풋프린트가 있습니다.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VQFN (RGY) | 20 | Ultra Librarian |
| TSSOP (PW) | 20 | Ultra Librarian |
| TVSOP (DGV) | 20 | Ultra Librarian |
| SSOP (DBQ) | 20 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.