主页 逻辑和电压转换 触发器、锁存器和寄存器 D 型触发器
主页
逻辑和电压转换
触发器、锁存器和寄存器
D 型触发器

CD74HCT574-EP

正在供货

增强型产品高速 Cmos 逻辑八路正边沿触发式 D 型触发器，具有

立即订购
数据表

CD74HCT574-EP

正在供货
数据表 立即订购

产品详情

Number of channels 8 Technology family HCT Input type TTL-Compatible CMOS Output type 3-State Clock frequency (max) (MHz) 25 IOL (max) (mA) 6 IOH (max) (mA) -6 Supply current (max) (µA) 80 Features Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode Operating temperature range (°C) -40 to 125 Rating HiRel Enhanced Product
Number of channels 8 Technology family HCT Input type TTL-Compatible CMOS Output type 3-State Clock frequency (max) (MHz) 25 IOL (max) (mA) 6 IOH (max) (mA) -6 Supply current (max) (µA) 80 Features Balanced outputs, High speed (tpd 10-50ns), Positive input clamp diode Operating temperature range (°C) -40 to 125 Rating HiRel Enhanced Product
TSSOP (PW) 20 41.6 mm² (6.5 mm × 6.4 mm) SOIC (DW) 20 131.84 mm² (12.8 mm × 10.3 mm)
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree
  • Buffered Inputs
  • Common 3-State Output-Enable Control
  • 3-State Outputs
  • Bus-Line Driving Capability
  • Typical Propagation Delay (Clock to Q):
       15 ns at VCC = 5 V, CL = 15 pF, TA = 25°C
  • Fanout (Over Temperature Range)
    • Standard Outputs . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . 15 LSTTL Loads
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • VCC Voltage = 4.5 V to 5.5 V
  • Direct LSTTL Input Logic Compatibility, VIL = 0.8 V (Max), VIH = 2 V (Min)
  • CMOS Input Compatibility, Il ≤ 1 µA at VOL, VOH

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.
  • Controlled Baseline
    • One Assembly/Test Site, One Fabrication Site
  • Extended Temperature Performance of –40°C to 125°C
  • Enhanced Diminishing Manufacturing Sources (DMS) Support
  • Enhanced Product Change Notification
  • Qualification Pedigree
  • Buffered Inputs
  • Common 3-State Output-Enable Control
  • 3-State Outputs
  • Bus-Line Driving Capability
  • Typical Propagation Delay (Clock to Q):
       15 ns at VCC = 5 V, CL = 15 pF, TA = 25°C
  • Fanout (Over Temperature Range)
    • Standard Outputs . . . 10 LSTTL Loads
    • Bus Driver Outputs . . . 15 LSTTL Loads
  • Balanced Propagation Delay and Transition Times
  • Significant Power Reduction Compared to LSTTL Logic ICs
  • VCC Voltage = 4.5 V to 5.5 V
  • Direct LSTTL Input Logic Compatibility, VIL = 0.8 V (Max), VIH = 2 V (Min)
  • CMOS Input Compatibility, Il ≤ 1 µA at VOL, VOH

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable (OE)\ controls the 3-state outputs and is independent of the register operation. When OE\ is high, the outputs are in the high-impedance state.

The CD74HCT574 is an octal D-type flip-flop with 3-state outputs and the capability to drive 15 LSTTL loads. The eight edge-triggered flip-flops enter data into their registers on the low-to-high transition of the clock (CP). The output enable (OE)\ controls the 3-state outputs and is independent of the register operation. When OE\ is high, the outputs are in the high-impedance state.
filter 查找其他 D 型触发器
下载

技术文档

未找到结果。请清除搜索并重试。
查看全部 2
顶层文档 类型 标题 格式选项 下载最新的英语版本 日期
* 数据表 CD74HCT574-EP 数据表 2004-2-6
* VID CD74HCT574-EP VID V6204739 2016-6-21

订购和质量

支持和培训