LMK05318B-Q1
- AEC-Q100 qualified for automotive applications
- Temperature grade 2: –40°C to 105°C
- Ultra-low jitter BAW VCO based Ethernet clocks
- 50fs typical RMS jitter at 312.5MHz
- 60fs typical RMS jitter at 156.25MHz
- One high-performance Digital Phase-Locked Loop (DPLL) paired with two Analog Phase Locked Loops (APLLs):
- Programmable DPLL loop bandwidth
- < 1-ppt DCO frequency adjustment step size
- Two differential or single-ended DPLL inputs
- 1Hz (1-PPS) to 800MHz input frequency
- Digital holdover and hitless switching
- Eight differential outputs with programmable HSDS/LVPECL, LVDS, HSCL and 1.8V LVCMOS output formats.
- Up to six different output frequencies
- 1Hz (1-PPS) to 1250MHz output frequency
- PCIe Gen 1 to 6 compliant
- I2C or SPI register control bus
- EEPROM for custom system configurations on start-up
The LMK05318B-Q1 is high-performance network synchronizer clock device that provides jitter cleaning, clock generation, advanced clock monitoring, and superior hitless switching performance to meet the stringent timing requirements of communications infrastructure and industrial applications. The ultra-low jitter and high power supply noise rejection (PSNR) of the device can reduce bit error rates (BER) in high-speed serial links.
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | LMK05318B-Q1 Ultra-Low Jitter Network Synchronizer and Clock Generator With BAW VCO for Automotive and Industrial Applications datasheet | PDF | HTML | 01 Mar 2024 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
LMK05318BEVM — Network synchronizer clock evaluation module
This is an evaluation module (EVM) for the LMK05318B network synchronizer clock device.
The EVM can be used as a flexible, synchronous clock source for rapid evaluation, compliance testing, and system prototyping. SMA ports provide access to the LMK05318B clock inputs and outputs for interfacing to (...)
CLOCK-TREE-ARCHITECT — Clock tree architect programming software
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
Package | Pins | Download |
---|---|---|
VQFN (RGZ) | 48 | View options |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.