ZHCSTY3I September 2008 – November 2023 UCC27423-Q1 , UCC27424-Q1 , UCC27425-Q1
PRODUCTION DATA
本资源的原文使用英文撰写。 为方便起见,TI 提供了译文;由于翻译过程中可能使用了自动化工具,TI 不保证译文的准确性。 为确认准确性,请务必访问 ti.com 参考最新的英文版本(控制文档)。
UCC2742x-Q1 系列器件是高速双路 MOSFET 驱动器,可向容性负载提供较大的峰值电流。提供两种标准逻辑选项:双反相驱动器和双同相驱动器。它们采用标准 8 引脚 SOIC (D) 封装。热增强型 8 引脚 PowerPAD 封装 MSOP 封装 (DGN) 大大降低了热阻以改善长期可靠性。
通过使用本身能够更大限度减少击穿电流的设计,这些驱动器可在 MOSFET 开关切换期间,在米勒平坦区域提供最需要的 4A 电流。独特的双极和 MOSFET 混合输出级并联,可在低电源电压下实现高效的拉电流和灌电流。
UCC2742x-Q1 提供使能 (ENBL) 功能,以更好地控制驱动器应用的运行。在引脚 1 和 8 上实现了 ENBA 和 ENBB,之前这些引脚在业界通用引脚排列中未使用。它们内部上拉至 VDD 电源以实现高电平有效逻辑运行,并且可保持断开连接状态以实现标准运行。
器件型号(1) | 封装 | 封装尺寸(标称值) |
---|---|---|
UCC2742x-Q1 | SOIC (8) | 4.90mm × 3.91mm |
MSOP 具有 PowerPAD (8) | 3.00mm × 3.00mm |
ORDERABLE PART NUMBER(1) | CONFIGURATION |
---|---|
UCC27423QDGNRQ1 | Dual Inverting |
UCC27424QDGNRQ1 | Dual Noninverting |
UCC27423QDRQ1 | Dual Inverting |
UCC27424QDRQ1 | Dual Noninverting |
UCC27425QDRQ1 | One Inverting, One Noninverting |
PIN | I/O | DESCRIPTION | |
---|---|---|---|
NO. | NAME | ||
1 | ENBA | I | Enable input for the driver A with logic-compatible threshold and hysteresis. The driver output can be enabled and disabled with this pin. It is internally pulled up to VDD with 100-kΩ resistor for active high operation. The output state when the device is disabled is low, regardless of the input state. |
2 | INA | I | Input A. Input signal of the A driver which has logic-compatible threshold and hysteresis. If not used, this input must be tied to either VDD or GND. It must not be left floating. |
3 | GND | — | Common ground. This ground must be connected very closely to the source of the power MOSFET which the driver is driving. |
4 | INB | I | Input B. Input signal of the B driver which has logic-compatible threshold and hysteresis. If not used, this input must be tied to either VDD or GND. It must not be left floating. |
5 | OUTB | O | Driver output B. The output stage is capable of providing 4-A drive current to the gate of a power MOSFET. |
6 | VDD | — | Supply voltage and the power input connection for this device. |
7 | OUTA | O | Driver output A. The output stage is capable of providing 4-A drive current to the gate of a power MOSFET. |
8 | ENBB | I | Enable input for the driver B with logic-compatible threshold and hysteresis. The driver output can be enabled and disabled with this pin. It is internally pulled up to VDD with 100-kΩ resistor for active-high operation. The output state when the device is disabled is low, regardless of the input state. |
MIN | MAX | UNIT | |||
---|---|---|---|---|---|
VDD | Supply voltage | –0.3 | 16 | V | |
IOUT | Output current | DC | 0.3 | A | |
Pulsed, 0.5 µs | 4.5 | ||||
VIN | Input voltage | INA, INB | –5 | 6(3) or (VDD + 0.3)(3) | V |
VEN | Enable voltage | ENBA, ENBB | –0.3 | 6(3) or (VDD + 0.3)(3) | V |
PD | Power dissipation | TA = 25°C (D package) | 650 | mW | |
TA = 25°C (DGN package) | 3 | W | |||
TJ | Junction operating temperature | –55 | 150 | °C | |
Tstg | Storage temperature | –65 | 150 | °C |
VALUE | UNIT | |||
---|---|---|---|---|
V(ESD) | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002(1) | ±2000 | V |
Charged-device model (CDM), per AEC Q100-011 | ±1000 |