• Menu
  • Product
  • Email
  • PDF
  • Order now
  • AWR6443、AWR6843 单芯片 60GHz 至 64GHz 毫米波传感器

    • ZHCSL77D April   2020  – January 2022 AWR6443 , AWR6843

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • AWR6443、AWR6843 单芯片 60GHz 至 64GHz 毫米波传感器
  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 功能方框图
    1.     Revision History
  5. 5 Device Comparison
    1. 5.1 Related Products
  6. 6 Terminal Configuration and Functions
    1. 6.1 Pin Diagram
    2. 6.2 Signal Descriptions
      1. 6.2.1 Signal Descriptions - Digital
      2. 6.2.2 Signal Descriptions - Analog
    3. 6.3 Pin Attributes
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Power-On Hours (POH)
    4. 7.4  Recommended Operating Conditions
    5. 7.5  Power Supply Specifications
    6. 7.6  Power Consumption Summary
    7. 7.7  RF Specification
    8. 7.8  CPU Specifications
    9. 7.9  Thermal Resistance Characteristics for FCBGA Package [ABL0161]
    10. 7.10 Timing and Switching Characteristics
      1. 7.10.1  Power Supply Sequencing and Reset Timing
      2. 7.10.2  Input Clocks and Oscillators
        1. 7.10.2.1 Clock Specifications
      3. 7.10.3  Multibuffered / Standard Serial Peripheral Interface (MibSPI)
        1. 7.10.3.1 Peripheral Description
        2. 7.10.3.2 MibSPI Transmit and Receive RAM Organization
          1. 7.10.3.2.1 SPI Timing Conditions
          2. 7.10.3.2.2 SPI Controller Mode Switching Parameters (CLOCK PHASE = 0, SPICLK = output, SPISIMO = output, and SPISOMI = input)
          3. 7.10.3.2.3 SPI Controller Mode Switching Parameters (CLOCK PHASE = 1, SPICLK = output, SPISIMO = output, and SPISOMI = input)
        3. 7.10.3.3 SPI Peripheral Mode I/O Timings
          1. 7.10.3.3.1 SPI Peripheral Mode Switching Parameters (SPICLK = input, SPISIMO = input, and SPISOMI = output) (1) (1) (1)
        4. 7.10.3.4 Typical Interface Protocol Diagram (Peripheral Mode)
      4. 7.10.4  LVDS Interface Configuration
        1. 7.10.4.1 LVDS Interface Timings
      5. 7.10.5  General-Purpose Input/Output
        1. 7.10.5.1 Switching Characteristics for Output Timing versus Load Capacitance (CL)
      6. 7.10.6  Controller Area Network - Flexible Data-rate (CAN-FD)
        1. 7.10.6.1 Dynamic Characteristics for the CANx TX and RX Pins
      7. 7.10.7  Serial Communication Interface (SCI)
        1. 7.10.7.1 SCI Timing Requirements
      8. 7.10.8  Inter-Integrated Circuit Interface (I2C)
        1. 7.10.8.1 I2C Timing Requirements
      9. 7.10.9  Quad Serial Peripheral Interface (QSPI)
        1. 7.10.9.1 QSPI Timing Conditions
        2. 7.10.9.2 Timing Requirements for QSPI Input (Read) Timings
        3. 7.10.9.3 QSPI Switching Characteristics
      10. 7.10.10 ETM Trace Interface
        1. 7.10.10.1 ETMTRACE Timing Conditions
        2. 7.10.10.2 ETM TRACE Switching Characteristics
      11. 7.10.11 Data Modification Module (DMM)
        1. 7.10.11.1 DMM Timing Requirements
      12. 7.10.12 JTAG Interface
        1. 7.10.12.1 JTAG Timing Conditions
        2. 7.10.12.2 Timing Requirements for IEEE 1149.1 JTAG
        3. 7.10.12.3 Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Subsystems
      1. 8.3.1 RF and Analog Subsystem
        1. 8.3.1.1 Clock Subsystem
        2. 8.3.1.2 Transmit Subsystem
        3. 8.3.1.3 Receive Subsystem
      2. 8.3.2 Processor Subsystem
      3. 8.3.3 Automotive Interface
      4. 8.3.4 Host Interface
      5. 8.3.5 Main Subsystem Cortex-R4F
      6. 8.3.6 DSP Subsystem
      7. 8.3.7 Hardware Accelerator
    4. 8.4 Other Subsystems
      1. 8.4.1 ADC Channels (Service) for User Application
        1. 8.4.1.1 GP-ADC Parameter
  9. 9 Monitoring and Diagnostics
    1. 9.1 Monitoring and Diagnostic Mechanisms
      1. 9.1.1 Error Signaling Module
  10. 10Applications, Implementation, and Layout
    1. 10.1 Application Information
    2. 10.2 Reference Schematic
  11. 11Device and Documentation Support
    1. 11.1 Device Nomenclature
    2. 11.2 Tools and Software
    3. 11.3 Documentation Support
    4. 11.4 支持资源
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 术语表
  12. 12Mechanical, Packaging, and Orderable Information
    1. 12.1 Packaging Information
    2. 12.2 Tray Information for ABL, 10.4 × 10.4 mm
  13. 重要声明
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

AWR6443、AWR6843 单芯片 60GHz 至 64GHz 毫米波传感器

本资源的原文使用英文撰写。 为方便起见,TI 提供了译文;由于翻译过程中可能使用了自动化工具,TI 不保证译文的准确性。 为确认准确性,请务必访问 ti.com 参考最新的英文版本(控制文档)。

1 特性

  • FMCW 收发器
    • 集成 PLL、发送器、接收器、基带和 ADC
    • 60GHz 至 64GHz 的覆盖范围,具有 4GHz 的连续带宽
    • 四个接收通道
    • 三个发送通道
    • 支持 6 位移相器
    • 基于分数 N PLL 的超精确线性调频脉冲引擎
    • TX 功率:12dBm
    • RX 噪声系数:
      • 12dB
    • 1MHz 时的相位噪声:
      • –93dBc/Hz
  • 内置校准和自检
    • 基于 Arm®Cortex®-R4F 的无线电控制系统
    • 内置固件 (ROM)
    • 针对工艺和温度进行自校准的系统
    • 在符合功能安全标准的器件上提供嵌入式自监控,无需主机处理器参与
  • 用于高级信号处理的 C674x DSP(仅限 AWR6843)
  • 用于 FFT、滤波和 CFAR 处理的硬件加速器
  • 存储器压缩
  • 用于物体检测和接口控制的 Arm® Cortex®-R4F 微控制器
    • 支持自主模式(从 QSPI 闪存加载用户应用)
  • 具有 ECC 的内部存储器
    • AWR6843:1.75MB,分为 MSS 程序 RAM (512KB)、MSS 数据 RAM (192KB)、DSP L1RAM (64KB) 和 L2 RAM (256KB) 以及 L3 雷达数据立方体 RAM (768KB)
    • AWR6443:1.4MB,分为 MSS 程序 RAM (512KB)、MSS 数据 RAM (192KB) 和 L3 雷达数据立方体 RAM (768KB)
    • 技术参考手册包括允许的大小修改
  • 为用户应用提供的其他接口
    • 多达 6 个 ADC 通道(低采样率监控)
    • 多达 2 个 SPI 端口
    • 多达 2 个 UART
    • 2 个 CAN-FD 接口
    • I2C
    • GPIO
    • 用于原始 ADC 数据和调试仪表的双通道 LVDS 接口
  • 器件安全(在部分器件型号上)
    • 支持经过身份验证和加密的安全引导
    • 具有密钥撤销功能的客户可编程根密钥、对称密钥(256 位)、非对称密钥(最高 RSA-2K)
    • 加密软件加速器 – PKA、AES(最高 256 位)、SHA(最高 256 位)、TRNG/DRGB
  • 符合功能安全标准
    • 专为功能安全应用开发
    • 文档有助于使 ISO 26262 功能安全系统设计满足 ASIL-D 级要求
    • 硬件完整性高达 ASIL-B 级
    • 安全相关认证
      • 经 TUV SUD 进行 ISO 26262 认证达到 ASIL B 级
  • 也提供非功能安全型号
  • 符合 AEC-Q100 标准
  • 电源管理
    • 内置 LDO 网络,可增强 PSRR
    • I/O 支持双电压 3.3V/1.8V
  • 时钟源
    • 具有内部振荡器的 40.0MHz 晶体
    • 支持频率为 40MHz 的外部振荡器
    • 支持外部驱动、频率为 40MHz 的时钟(方波/正弦波)
  • 轻松的硬件设计
    • 0.65mm 间距、161 引脚 10.4mm × 10.4mm 覆晶 BGA 封装,可实现轻松组装和低成本 PCB 设计
    • 小解决方案尺寸
  • 运行条件:
    • 结温范围为 –40°C 至 125°C

2 应用

  • 车内感应
  • 车内儿童检测
  • 占位检测
  • 安全带提醒装置
  • 驾驶员生命体征监测
  • 脚踢传感器/接入传感器
  • 手势识别

3 说明

该 AWR 器件是一款能够在 60GHz 至 64GHz 频带中运行且基于 FMCW 雷达技术的集成式单芯片毫米波传感器。该器件采用 TI 的低功耗 45nm RFCMOS 工艺制造,并且在超小封装中实现了出色的集成度。这是适用于汽车领域低功耗、自监控、超精确雷达系统的理想解决方案。当前提供多种符合汽车标准的型号,包括功能安全合规型器件和非功能安全器件。

器件信息
器件型号 封装(1) 封装尺寸 托盘/卷带包装
AWR6843AQGABLRQ1 FCBGA (161) 10.4mm × 10.4mm 卷带包装
AWR6843AQGABLQ1 FCBGA (161) 10.4mm × 10.4mm 托盘
AWR6843ABGABLRQ1 FCBGA (161) 10.4mm × 10.4mm 卷带包装
AWR6843ABGABLQ1 FCBGA (161) 10.4mm × 10.4mm 托盘
AWR6843ABSABLRQ1 FCBGA (161) 10.4mm × 10.4mm 卷带包装
AWR6843ABSABLQ1 FCBGA (161) 10.4mm × 10.4mm 托盘
AWR6443ABGABLRQ1 FCBGA (161) 10.4mm × 10.4mm 卷带包装
AWR6443ABGABLQ1 FCBGA (161) 10.4mm × 10.4mm 托盘
(1) 如需更多信息,请参阅Section 12机械、封装和可订购信息。

4 功能方框图

图 4-1 展示了器件的功能方框图

GUID-99F09B03-02EB-4284-AB28-79EBE39E44C5-low.gif 图 4-1 功能方框图

Revision History

Changes from April 2, 2021 to January 10, 2022 (from Revision C (April 2021) to Revision D (January 2022))

  • 通篇:进行了更新,以反映功能安全合规性;在主/从术语方面改用了更具包容性的措辞Go
  • (特性):更新了功能安全合规性认证资料;添加了关于器件安全的详细信息;提及了毫米波传感器的额定工作温度范围Go
  • (器件信息):添加了功能安全合规型安全量产器件 AWR6843ABSABLRQ1 和 AWR6843ABSABLQ1Go
  • (Device Comparison) Changed/Updated to include AWR1843AOP; Updated/Changed the AWR6843AOP Product status from "AI" to "PD" Go
  • (Device Comparison) Removed information on Functional-Safety compliance from the table and instead added a table-note for this and LVDS Interface; Additional information on Device security updated.Go
  • (Signal Descriptions): Updated/Changed CLKP and CLKM descriptionsGo
  • (Absolute Maximum Ratings): Added entries for externally supplied power on the RF inputs (TX and RX) and a table-note for the signal level applied on TX.Go
  • (Clock Specifications): Updated/Changed Crystal Electrical Characteristics (Oscillator Mode) to reflect correct device operating temperature range.Go
  • (Table. External Clock Mode Specifications): Revised frequency tolerance specs from +/-50 to +/-100 ppmGo
  • (QSPI Timings):Updated/Changed Setup Time from 7.3us to 5us and Hold Time from 1.5us to 1us for QSPI TimingsGo
  • (QSPI Timings): Updated/Changed Delay time, sclk falling edge to d[1] transition [Q6, Q9] from -3.5us to -2.5us (Min) and 7us to 4us (Max) in QSPI Switching CharacteristicsGo
  • (Transmit Subsystem): Updated/Changed figure.Go
  • (Monitoring and Diagnostic Mechanisms): Updated/Changed table header and description to reflect Functional Safety-Compliance; added a note for reference to safety related collateral Go
  • (Device Nomenclature) : Updated/modified figure to reflect Functional Safety complianceGo
  • Tray Information for ABL, 10.4 × 10.4 mm: Added tray information for secure part.Go

5 Device Comparison

Unless otherwise noted, the device-specific information, in this document, relates to both the AWR6843 and AWR6443 devices. The device differences are highlighted in Table 5-1, Device Features Comparison.

Table 5-1 Device Features Comparison
FUNCTION AWR6843AOP AWR1843AOP AWR6843(1) AWR6443(1) AWR1843 AWR1642 AWR1443
Antenna on Package (AOP) Yes Yes — — — — —
Number of receivers 4 4 4 4 4 4 4
Number of transmitters 3(2) 3(2) 3(2) 3(2) 3(2) 2 3
RF frequency range 60 to 64 GHz 76 to 81 GHz 60 to 64 GHz 60 to 64 GHz 76 to 81 GHz 76 to 81 GHz 76 to 81 GHz
On-chip memory 1.75MB 2MB 1.75MB 1.4MB 2MB 1.5MB 576KB
Max I/F (Intermediate Frequency) (MHz) 10 10 10 10 10 5 5
Max real sampling rate (Msps) 25 25 25 25 25 12.5 12.5
Max complex sampling rate (Msps) 12.5 12.5 12.5 12.5 12.5 6.25 6.25
Device Security(3) Yes Yes Yes — Yes Yes —
Processors
MCU (R4F) Yes Yes Yes Yes Yes Yes Yes
DSP (C674x) Yes Yes Yes — Yes Yes —
Peripherals
Serial Peripheral Interface (SPI) ports 2 2 2 2 2 2 1
Quad Serial Peripheral Interface (QSPI) Yes Yes Yes Yes Yes Yes Yes
Inter-Integrated Circuit (I2C) interface 1 1 1 1 1 1 1
Controller Area Network (DCAN) interface — 1 — — 1 1 1
Controller Area Network (CAN-FD) interface 2 1 2 2 1 — —
Trace Yes Yes Yes Yes Yes Yes —
PWM Yes Yes Yes Yes Yes Yes —
Hardware In Loop (HIL/DMM) Yes Yes Yes Yes Yes Yes —
GPADC Yes Yes Yes Yes Yes Yes Yes
LVDS/Debug(4) Yes Yes Yes Yes Yes Yes Yes
CSI2 — — — — — — —
Hardware accelerator Yes Yes Yes Yes Yes — Yes
1-V bypass mode Yes Yes Yes Yes Yes Yes Yes
JTAG Yes Yes Yes Yes Yes Yes Yes
Product status Product Preview (PP),
Advance Information (AI),
or Production Data (PD)
PD(5) PD(5) PD(5) PD(5) PD(5) PD(5) PD(5)
(1) Developed for Functional Safety applications, the device supports hardware integrity upto ASIL-B. Refer to the related documentation for more details. Non-Functional Safety Variants are also available for AWR6843 device.
(2) 3 Tx Simultaneous operation is supported only with 1-V LDO bypass and PA LDO disable mode. In this mode, the 1-V supply needs to be fed on the VOUT PA pin.
(3) Device security features including Secure Boot and Customer Programmable Keys are available in select devices for only select part variants as indicated by the Device Type identifier in Section 3, Device Information table.
(4) The LVDS interface is not a production interface and is only used for debug.
(5) PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. ADVANCE INFORMATION for pre-production products; subject to change without notice.

5.1 Related Products

For information about other devices in this family of products or related products see the links that follow.

    mmWave sensorsTI’s mmWave sensors rapidly and accurately sense range, angle and velocity with less power using the smallest footprint mmWave sensor portfolio for automotive applications.
    Automotive mmWave sensorsTI’s automotive mmWave sensor portfolio offers high-performance radar front end to ultra-high resolution, small and low-power single-chip radar solutions. TI’s scalable sensor portfolio enables design and development of ADAS system solution for every performance, application and sensor configuration ranging from comfort functions to safety functions in all vehicles.
    Companion products for AWR6843Review products that are frequently purchased or used in conjunction with this product.
    Reference designs for AWR6843TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump-start your system design, all TI Designs include schematic or block diagrams, BOMs, and design files to speed your time to market. Search and download designs at ti.com/tidesigns.
    Vehicle occupant detection reference design This reference design demonstrates the use of the AWR6843 60GHz single-chip mmWave sensor with integrated DSP, as a Vehicle Occupant Detection (VOD) and Child Presence Detection (CPD) Sensor enabling the detection of life forms in a vehicle. This design provides a reference software processing chain which runs on the C674x DSP, enabling the generation of a heat map to detect occupants in a Field of View (FOV) of ±60 degrees.

6 Terminal Configuration and Functions

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale