• Menu
  • Product
  • Email
  • PDF
  • Order now
  • 具有 I2C 接口的 ADS122C04 24 位 4 通道 2kSPS Δ-Σ ADC

    • ZHCSHW6B October   2017  – October 2018 ADS122C04

      PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • 具有 I2C 接口的 ADS122C04 24 位 4 通道 2kSPS Δ-Σ ADC
  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     Device Images
      1.      K 型热电偶测量
  4. 4 修订历史记录
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Timing Requirements
    7. 6.7 I2C Switching Characteristics
    8. 6.8 Typical Characteristics
  7. 7 Parameter Measurement Information
    1. 7.1 Noise Performance
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Multiplexer
      2. 8.3.2  Low-Noise Programmable Gain Stage
        1. 8.3.2.1 PGA Input Voltage Requirements
        2. 8.3.2.2 Bypassing the PGA
      3. 8.3.3  Voltage Reference
      4. 8.3.4  Modulator and Internal Oscillator
      5. 8.3.5  Digital Filter
      6. 8.3.6  Conversion Times
      7. 8.3.7  Excitation Current Sources
      8. 8.3.8  Sensor Detection
      9. 8.3.9  System Monitor
      10. 8.3.10 Temperature Sensor
        1. 8.3.10.1 Converting From Temperature to Digital Codes
          1. 8.3.10.1.1 For Positive Temperatures (For Example, 50°C):
          2. 8.3.10.1.2 For Negative Temperatures (For Example, –25°C):
        2. 8.3.10.2 Converting From Digital Codes to Temperature
      11. 8.3.11 Offset Calibration
      12. 8.3.12 Conversion Data Counter
      13. 8.3.13 Data Integrity Features
    4. 8.4 Device Functional Modes
      1. 8.4.1 Power-Up and Reset
        1. 8.4.1.1 Power-On Reset
        2. 8.4.1.2 RESET Pin
        3. 8.4.1.3 Reset by Command
      2. 8.4.2 Conversion Modes
        1. 8.4.2.1 Single-Shot Conversion Mode
        2. 8.4.2.2 Continuous Conversion Mode
      3. 8.4.3 Operating Modes
        1. 8.4.3.1 Normal Mode
        2. 8.4.3.2 Turbo Mode
        3. 8.4.3.3 Power-Down Mode
    5. 8.5 Programming
      1. 8.5.1 I2C Interface
        1. 8.5.1.1 I2C Address
        2. 8.5.1.2 Serial Clock (SCL) and Serial Data (SDA)
        3. 8.5.1.3 Data Ready (DRDY)
        4. 8.5.1.4 Interface Speed
        5. 8.5.1.5 Data Transfer Protocol
        6. 8.5.1.6 I2C General Call (Software Reset)
        7. 8.5.1.7 Timeout
      2. 8.5.2 Data Format
      3. 8.5.3 Commands
        1. 8.5.3.1 Command Latching
        2. 8.5.3.2 RESET (0000 011x)
        3. 8.5.3.3 START/SYNC (0000 100x)
        4. 8.5.3.4 POWERDOWN (0000 001x)
        5. 8.5.3.5 RDATA (0001 xxxx)
        6. 8.5.3.6 RREG (0010 rrxx)
        7. 8.5.3.7 WREG (0100 rrxx dddd dddd)
      4. 8.5.4 Reading Data and Monitoring for New Conversion Results
      5. 8.5.5 Data Integrity
    6. 8.6 Register Map
      1. 8.6.1 Configuration Registers
      2. 8.6.2 Register Descriptions
        1. 8.6.2.1 Configuration Register 0 (address = 00h) [reset = 00h]
          1. Table 19. Configuration Register 0 Field Descriptions
        2. 8.6.2.2 Configuration Register 1 (address = 01h) [reset = 00h]
          1. Table 20. Configuration Register 1 Field Descriptions
        3. 8.6.2.3 Configuration Register 2 (address = 02h) [reset = 00h]
          1. Table 22. Configuration Register 2 Field Descriptions
        4. 8.6.2.4 Configuration Register 3 (address = 03h) [reset = 00h]
          1. Table 23. Configuration Register 3 Field Descriptions
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Interface Connections
      2. 9.1.2 Connecting Multiple Devices on the Same I2C Bus
      3. 9.1.3 Unused Inputs and Outputs
      4. 9.1.4 Analog Input Filtering
      5. 9.1.5 External Reference and Ratiometric Measurements
      6. 9.1.6 Establishing Proper Limits on the Absolute Input Voltage
      7. 9.1.7 Pseudo Code Example
    2. 9.2 Typical Applications
      1. 9.2.1 K-Type Thermocouple Measurement (–200°C to +1250°C)
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
        3. 9.2.1.3 Application Curves
      2. 9.2.2 3-Wire RTD Measurement (–200°C to +850°C)
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1 Design Variations for 2-Wire and 4-Wire RTD Measurements
        3. 9.2.2.3 Application Curves
      3. 9.2.3 Resistive Bridge Measurement
        1. 9.2.3.1 Design Requirements
        2. 9.2.3.2 Detailed Design Procedure
  10. 10Power Supply Recommendations
    1. 10.1 Power-Supply Sequencing
    2. 10.2 Power-Supply Decoupling
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 器件支持
      1. 12.1.1 第三方产品免责声明
    2. 12.2 文档支持
      1. 12.2.1 相关文档
    3. 12.3 接收文档更新通知
    4. 12.4 社区资源
    5. 12.5 商标
    6. 12.6 静电放电警告
    7. 12.7 术语表
  13. 13机械、封装和可订购信息
  14. 重要声明
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

具有 I2C 接口的 ADS122C04 24 位 4 通道 2kSPS Δ-Σ ADC

本资源的原文使用英文撰写。 为方便起见,TI 提供了译文;由于翻译过程中可能使用了自动化工具,TI 不保证译文的准确性。 为确认准确性,请务必访问 ti.com 参考最新的英文版本(控制文档)。

1 特性

  • 电流消耗低至 315µA(典型值)
  • 宽电源电压范围:2.3V 至 5.5V
  • 可编程增益:1 至 128
  • 可编程数据速率:高达 2kSPS
  • 高达 20 位的有效分辨率
  • 采用单周期稳定数字滤波器,在 20SPS 时实现同步 50Hz 和 60Hz 抑制
  • 两个差分输入或四个单端输入
  • 双匹配可编程电流源:
    10μA 至 1.5mA
  • 集成 2.048V 基准电压:漂移 5ppm/°C(典型值)
  • 集成 2% 精准振荡器
  • 集成温度传感器:精度 0.5°C(典型值)
  • 与 I2C 兼容的接口
  • 支持的 I2C 总线速度模式:
    标准模式、快速模式、超快速模式
  • 16 引脚可配置 I2C 地址
  • 封装:3.0mm × 3.0mm × 0.75mm WQFN

2 应用

  • 现场发送器:
    温度、压力、应变、流量
  • 可编程逻辑控制器 (PLC) 和分布式控制系统 (DCS) 模拟输入模块
  • 温度控制器
  • 热量计
  • 患者监护系统:
    体温、血压

3 说明

ADS122C04 是一款 24 位精密模数转换器 (ADC),集成了多种 特性, 能够降低系统成本并减少小型传感器信号测量 应用 中的组件数量。该器件 具有 通过灵活的输入多路复用器 (MUX) 实现的两个差分输入或四个单端输入、一个低噪声可编程增益放大器 (PGA)、两个可编程激励电流源、一个电压基准、一个振荡器以及一个精密温度传感器。

此器件能够以高达 2000 次/秒 (SPS) 采样数据速率执行转换,并且能够在单周期内稳定。针对噪声环境中的工业应用,当采样频率为 20SPS 时,数字滤波器可同时提供 50Hz 和 60Hz 抑制。内部 PGA 提供高达 128 的增益。此 PGA 使得 ADS122C04 非常适合可测量小传感器信号的 应用 ,例如电阻式温度检测器 (RTD)、热电偶、热敏电阻和阻性桥式传感器。

ADS122C04 具有 一个与 I2C 兼容的 2 线接口,支持高达 1Mbps 的 I2C 总线速度。可通过两个地址引脚为器件选择 16 个不同的 I2C 地址。

ADS122C04 采用无引线的 16 引脚 WQFN 或 16 引脚 TSSOP 封装,额定工作温度范围为 –40°C 至 +125°C。

器件信息(1)

器件编号 封装 封装尺寸(标称值)
ADS122C04 WQFN (16) 3.00mm × 3.00mm
TSSOP (16) 5.00mm × 4.40mm
  1. 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

Device Images

K 型热电偶测量

ADS122C04 FP_TC_CJC_example_bas751.gif

4 修订历史记录

Changes from A Revision (March 2018) to B Revision

  • Changed Internal Voltage Reference, Accuracy parameter: added TSSOP package to test conditions of first row and added second row for the WQFN package Go
  • Added TSSOP package to conditions of Internal Reference Voltage Histogram figureGo
  • Changed Digital Supply Current vs Temperature figureGo
  • Deleted last sentence from first paragraph of Pseudo Code Example sectionGo
  • Changed (MUX[3:1] = 1110) to (MUX[3:0] = 1110) in Pseudo Code Example section Go

Changes from * Revision (October 2017) to A Revision

  • 进行生产发布Go

5 Pin Configuration and Functions

RTE Package
16-Pin WQFN
Top View
PW Package
16-Pin TSSOP
Top View

Pin Functions

PIN ANALOG OR DIGITAL
INPUT/OUTPUT
DESCRIPTION(1)
NAME NO.
RTE PW
A0 15 1 Digital input I2C slave address select pin 0. See the I2C Address section for details.
A1 16 2 Digital input I2C slave address select pin 1. See the I2C Address section for details.
AIN0 9 11 Analog input Analog input 0
AIN1 8 10 Analog input Analog input 1
AIN2 5 7 Analog input Analog input 2
AIN3 4 6 Analog input Analog input 3
AVDD 10 12 Analog supply Positive analog power supply. Connect a 100-nF (or larger) capacitor to AVSS.
AVSS 3 5 Analog supply Negative analog power supply
DGND 2 4 Digital supply Digital ground
DRDY 12 14 Digital output Data ready, active low. Connect to DVDD using a pullup resistor.
DVDD 11 13 Digital supply Positive digital power supply. Connect a 100-nF (or larger) capacitor to DGND.
REFN 6 8 Analog input Negative reference input
REFP 7 9 Analog input Positive reference input
RESET 1 3 Digital input Reset, active low
SCL 14 16 Digital input Serial clock input. Connect to DVDD using a pullup resistor.
SDA 13 15 Digital input/output Serial data input and output. Connect to DVDD using a pullup resistor.
Thermal pad Pad — — Thermal power pad. Connect to AVSS.
(1) See the Unused Inputs and Outputs section for details on how to connect unused pins.

6 Specifications

6.1 Absolute Maximum Ratings(1)

MIN MAX UNIT
Power-supply voltage AVDD to AVSS –0.3 7 V
DVDD to DGND –0.3 7
AVSS to DGND –2.8 0.3
Analog input voltage AIN0, AIN1, AIN2, AIN3, REFP, REFN AVSS – 0.3 AVDD + 0.3 V
Digital input voltage SCL, SDA, A0, A1, DRDY, RESET DGND – 0.3 7 V
Input current Continuous, any pin except power-supply pins –10 10 mA
Temperature Junction, TJ 150 °C
Storage, Tstg –60 150
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

VALUE UNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±750
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)
MIN NOM MAX UNIT
POWER SUPPLY
Unipolar analog power supply AVDD to AVSS 2.3 5.5 V
AVSS to DGND –0.1 0 0.1
Bipolar analog power supply AVDD to DGND 2.3 2.5 2.75 V
AVSS to DGND –2.75 –2.5 –2.3
Digital power supply DVDD to DGND 2.3 5.5 V
ANALOG INPUTS(1)
V(AINx) Absolute input voltage(2) PGA disabled, gain = 1 to 4 AVSS – 0.1 AVDD + 0.1 V
PGA enabled, gain = 1 to 4 AVSS + 0.2 AVDD – 0.2
PGA enabled, gain = 8 to 128 AVSS + 0.2 +
|VINMAX|·(Gain – 4) / 8
AVDD – 0.2 –
|VINMAX|·(Gain – 4) / 8
VIN Differential input voltage VIN = VAINP – VAINN(3) –VREF / Gain VREF / Gain V
VOLTAGE REFERENCE INPUTS
VREF Differential reference input voltage VREF = V(REFP) – V(REFN) 0.75 2.5 AVDD – AVSS V
V(REFN) Absolute negative reference voltage AVSS – 0.1 V(REFP) – 0.75 V
V(REFP) Absolute positive reference voltage V(REFN) + 0.75 AVDD + 0.1 V
DIGITAL INPUTS
Input voltage SCL, SDA, A0, A1, DRDY,
2.3 V ≤ DVDD < 3.0 V
DGND DVDD + 0.5 V
SCL, SDA, A0, A1, DRDY,
3.0 V ≤ DVDD ≤ 5.5 V
DGND 5.5
RESET DGND DVDD
TEMPERATURE RANGE
TA Operating ambient temperature –40 125 °C
(1) AINP and AINN denote the positive and negative inputs of the PGA. AINx denotes one of the four available analog inputs.
PGA disabled means the low-noise PGA is powered down and bypassed. Gains of 1, 2, and 4 are still possible in this case.
See the Low-Noise Programmable Gain Stage section for more information.
(2) VINMAX denotes the maximum differential input voltage, VIN, that is expected in the application. |VINMAX| can be smaller than VREF / Gain.
(3) Excluding the effects of offset and gain error.

6.4 Thermal Information

THERMAL METRIC(1) ADS122C04 UNIT
WQFN (RTE) TSSOP (PW)
16 PINS 16 PINS
RθJA Junction-to-ambient thermal resistance 57.7 90.3 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 29.0 31.7 °C/W
RθJB Junction-to-board thermal resistance 19.9 41.8 °C/W
ψJT Junction-to-top characterization parameter 0.3 1.8 °C/W
ψJB Junction-to-board characterization parameter 19.8 41.2 °C/W
RθJC(bot) Junction-to-case (bottom) thermal resistance 11.8 N/A °C/W
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

minimum and maximum specifications apply from TA = –40°C to +125°C; typical specifications are at TA = 25°C; all specifications are at AVDD = 2.3 V to 5.5 V, AVSS = 0 V, DVDD = 3.3 V, PGA enabled, all data rates, and internal reference enabled (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP MAX UNIT
ANALOG INPUTS
Absolute input current PGA disabled, gain = 1 to 4, normal mode, VIN = 0 V ±5 nA
PGA disabled, gain = 1 to 4, turbo mode, VIN = 0 V ±10
Gain = 1 to 128, VIN = 0 V ±1
Absolute input current drift PGA disabled, gain = 1 to 4, VIN = 0 V 10 pA/°C
Gain = 1 to 128, VIN = 0 V 5
Differential input current PGA disabled, gain = 1 to 4, normal mode,
VCM = AVDD / 2, –VREF / Gain ≤ VIN ≤ VREF / Gain
±5 nA
PGA disabled, gain = 1 to 4, turbo mode,
VCM = AVDD / 2, –VREF / Gain ≤ VIN ≤ VREF / Gain
±10
Gain = 1 to 128,
VCM = AVDD / 2, –VREF / Gain ≤ VIN ≤ VREF / Gain
±1
Differential input current drift PGA disabled, gain = 1 to 4,
VCM = AVDD / 2, –VREF / Gain ≤ VIN ≤ VREF / Gain
10 pA/°C
Gain = 1 to 128,
VCM = AVDD / 2, –VREF / Gain ≤ VIN ≤ VREF / Gain
2
SYSTEM PERFORMANCE
Resolution (no missing codes) 24 Bits
DR Data rate Normal mode 20, 45, 90, 175, 330, 600, 1000 SPS
Turbo mode 40, 90, 180, 350, 660, 1200, 2000
Noise (input-referred)(1) Normal mode, gain = 128, DR = 20 SPS 110 nVRMS
INL Integral nonlinearity AVDD = 3.3 V, gain = 1 to 128, VCM = AVDD / 2, external VREF, normal mode, best fit –15 ±6 15 ppmFSR
VIO Input offset voltage PGA disabled, gain = 1 to 4, differential inputs ±4 µV
Gain = 1, differential inputs, TA = 25°C –150 ±5 150
Gain = 2 to 128, differential inputs ±4
Offset drift vs temperature PGA disabled, gain = 1 to 4 0.02 µV/°C
Gain = 1 to 128 0.1 0.6
Gain error(2) PGA disabled, gain = 1 to 4 ±0.01%
Gain = 1 to 32, TA = 25°C –0.05% ±0.01% 0.05%
Gain = 64 to 128, TA = 25°C –0.1% ±0.015% 0.1%
Gain drift vs temperature(2) PGA disabled, gain = 1 to 4 0.5 ppm/°C
Gain = 1 to 32 0.5 2
Gain = 64 to 128 1 4
SYSTEM PERFORMANCE (continued)
NMRR Normal-mode rejection ratio 50 Hz ±1 Hz, DR = 20 SPS 78 88 dB
60 Hz ±1 Hz, DR = 20 SPS 80 88
CMRR Common-mode rejection ratio At dc, gain = 1, AVDD = 3.3 V 90 105 dB
fCM = 50 Hz or 60 Hz, DR = 20 SPS, AVDD = 3.3 V 105 115
fCM = 50 Hz or 60 Hz, DR = 2 kSPS, AVDD = 3.3 V 95 110
PSRR Power-supply rejection ratio AVDD at dc, VCM = AVDD / 2 85 105 dB
DVDD at dc, VCM = AVDD / 2 95 115
INTERNAL VOLTAGE REFERENCE
VREF Reference voltage 2.048 V
Accuracy TA = 25°C, TSSOP package –0.15% ±0.01% 0.15%
TA = 25°C, WQFN package –0.25% ±0.04% 0.25%
Temperature drift 5 30 ppm/°C
Long-term drift 1000 hours 110 ppm
VOLTAGE REFERENCE INPUTS
Reference input current REFP = VREF, REFN = AVSS, AVDD = 3.3 V ±10 nA
INTERNAL OSCILLATOR
fCLK Frequency Normal mode 1.024 MHz
Turbo mode 2.048
Accuracy Normal mode –2% ±1% 2%
Turbo mode –4% ±2% 4%
EXCITATION CURRENT SOURCES (IDACs) (AVDD = 3.3 V to 5.5 V)
Current settings 10, 50, 100, 250, 500, 1000, 1500 µA
Compliance voltage All IDAC settings AVDD – 0.9 V
Accuracy (each IDAC) IDAC = 50 µA to 1.5 mA –6% ±1% 6%
Current matching between IDACs IDAC = 50 µA to 1.5 mA, TA = 25°C 0.3% 2%
Temperature drift (each IDAC) IDAC = 50 µA to 1.5 mA 50 ppm/°C
Temperature drift matching between IDACs IDAC = 50 µA to 1.5 mA 8 40 ppm/°C
BURN-OUT CURRENT SOURCES (BOCS)
Magnitude Sink and source 10 µA
Accuracy ±5%
TEMPERATURE SENSOR
Conversion resolution 14 Bits
Temperature resolution 0.03125 °C
Accuracy TA = 0°C to +85°C –1 ±0.25 1 °C
TA = –40°C to +125°C –1.5 ±0.5 1.5
Accuracy vs analog supply voltage 0.0625 0.25 °C/V
DIGITAL INPUTS/OUTPUTS
VIL Logic input level, low DGND 0.3 DVDD V
VIH Logic input level, high 2.3 V ≤ DVDD < 3.0 V,
SCL, SDA, A0, A1, DRDY
0.7 DVDD DVDD + 0.5 V
3.0 V ≤ DVDD ≤ 5.5 V,
SCL, SDA, A0, A1, DRDY
0.7 DVDD 5.5
RESET 0.7 DVDD DVDD
Vhys Hysteresis of Schmitt-trigger inputs Fast-mode, fast-mode plus 0.05 DVDD V
VOL Logic output level, low IOL = 3 mA DGND 0.15 0.4 V
IOL Low-level output current VOL = 0.4 V, standard-mode, fast-mode 3 mA
VOL = 0.4 V, fast-mode plus 20
VOL = 0.6 V, fast-mode 6
Ii Input current DGND + 0.1 V < VDigital Input < DVDD – 0.1 V –10 10 µA
Ci Capacitance Each pin 10 pF
ANALOG SUPPLY CURRENT (AVDD = 3.3 V, VIN = 0 V, IDACs Turned Off)
IAVDD Analog supply current Power-down mode 0.1 3 µA
Normal mode, PGA disabled, gain = 1 to 4 250
Normal mode, gain = 1 to 16 360 510
Normal mode, gain = 32 455
Normal mode, gain = 64, 128 550
Turbo mode, PGA disabled, gain = 1 to 4 370
Turbo mode, gain = 1 to 16 580
Turbo mode, gain = 32 765
Turbo mode, gain = 64, 128 955
ADDITIONAL ANALOG SUPPLY CURRENTS PER FUNCTION (AVDD = 3.3 V)
IAVDD Analog supply current External reference selected 60 µA
IDAC overhead (excludes the actual IDAC current) 195
DIGITAL SUPPLY CURRENT (DVDD = 3.3 V, All Data Rates, I2C Not Active)
IDVDD Digital supply current Power-down mode 0.3 5 µA
Normal mode 65 100
Turbo mode 100
POWER DISSIPATION (AVDD = DVDD = 3.3 V, All Data Rates, VIN = 0 V, I2C Not Active)
PD Power dissipation Normal mode, gain = 1 to 16 1.4 mW
Turbo mode, gain = 1 to 16 2.2
(1) See the Noise Performance section for more information.
(2) Excluding error of voltage reference.

 

Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale