• Menu
  • Product
  • Email
  • PDF
  • Order now

  • TLV62569 采用 SOT 封装的 2A 高效同步降压转换器

    • ZHCSFR4C DECEMBER   2016  – October 2017 TLV62569

      UNLESS OTHERWISE NOTED, this document contains PRODUCTION DATA.  

  • CONTENTS
  • SEARCH
  • TLV62569 采用 SOT 封装的 2A 高效同步降压转换器
  1. 1 特性
  2. 2 应用
  3. 3 说明
    1.     Device Images
      1.      简化电路原理图
      2. 5V 输入电压下的效率
  4. 4 修订历史记录
  5. 5 Pin Configuration and Functions
    1.     Pin Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagrams
    3. 7.3 Feature Description
      1. 7.3.1 Power Save Mode
      2. 7.3.2 100% Duty Cycle Low Dropout Operation
      3. 7.3.3 Soft Startup
      4. 7.3.4 Switch Current Limit
      5. 7.3.5 Under Voltage Lockout
      6. 7.3.6 Thermal Shutdown
    4. 7.4 Device Functional Modes
      1. 7.4.1 Enabling/Disabling the Device
      2. 7.4.2 Power Good
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Custom Design With WEBENCH® Tools
        2. 8.2.2.2 Setting the Output Voltage
        3. 8.2.2.3 Output Filter Design
        4. 8.2.2.4 Inductor Selection
        5. 8.2.2.5 Input and Output Capacitor Selection
      3. 8.2.3 Application Performance Curves
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
    3. 10.3 Thermal Considerations
  11. 11器件和文档支持
    1. 11.1 器件支持
      1. 11.1.1 Third-Party Products Disclaimer
      2. 11.1.2 开发支持
        1. 11.1.2.1 使用 WEBENCH® 工具创建定制设计
    2. 11.2 文档支持
      1. 11.2.1 相关文档
    3. 11.3 接收文档更新通知
    4. 11.4 社区资源
    5. 11.5 商标
    6. 11.6 静电放电警告
    7. 11.7 Glossary
  12. 12机械、封装和可订购信息
  13. 重要声明
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

TLV62569 采用 SOT 封装的 2A 高效同步降压转换器

本资源的原文使用英文撰写。 为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。 为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

1 特性

  • 效率高达 95%
  • 低 RDS(ON)，可在 100mΩ 和 60mΩ 之间切换
  • 输入电压范围：2.5V 至 5.5V
  • 可调输出电压：0.6V 至 VIN
  • 针对轻载效率的省电模式
  • 针对最低压降的 100% 占空比
  • 35µA 静态工作电流
  • 1.5MHz 典型开关频率
  • 电源正常输出
  • 过流保护
  • 内部软启动
  • 热关断保护
  • 采用小外形尺寸晶体管 (SOT) 封装
  • 与 TLV62568 引脚兼容
  • 使用 TLV62569 并借助 WEBENCH® Power Designer 创建定制设计方案

2 应用

  • 通用负载点 (POL) 电源
  • 机顶盒
  • 网络视频摄像头
  • 无线路由器
  • 硬盘

3 说明

TLV62569 器件是一款同步降压 DC-DC 转换器，专门针对高效和紧凑型解决方案进行了优化。该器件集成的开关能够提供高达 2A 的输出电流。

在中等负载或重载条件下，该器件运行在脉宽调制 (PWM) 模式下，开关频率为 1.5MHz。在轻载情况下，该器件自动进入节能模式 (PSM)，从而在整个负载电流范围内保持高效率。关断时，流耗减少至 2μA 以下。

TLV62569 的输出电压可通过一个外部电阻分压器进行调节。内部软启动电路可限制启动期间的浪涌电流。此外， 还内置了 诸如输出过流保护、热关断保护和电源正常输出等其他特性。该器件提供 SOT23 和 SOT563 两种封装。

器件信息(1)

器件型号封装封装尺寸（标称值）
TLV62569DBV SOT23 (5) 2.90mm x 2.80mm
TLV62569PDDC SOT23 (6)
TLV62569DRL SOT563 (6) 1.60mm x 1.60mm
TLV62569PDRL SOT563 (6)
  1. 要了解所有可用封装，请参阅数据表末尾的可订购产品附录。

器件比较

器件编号 功能 标记符号
TLV62569DBV - 16AF
TLV62569PDDC 电源正常 7G
TLV62569DRL - 19D
TLV62569PDRL 电源正常 19E

Device Images

简化电路原理图

TLV62569 TLV62569P typ_app_TLV62569P.gif

5V 输入电压下的效率

TLV62569 TLV62569P D008_SLVSDG1_TLV62569.gif

4 修订历史记录

Changes from B Revision (July 2017) to C Revision

  • Changed TLV62569DRL 和 TLV62569PDRL 更改为生产状态。Go
  • Added 在器件比较表中添加了 TLV62569DRL 和 TLV62569PDRL 的标记符号Go
  • Added DRL package thermal information Go
  • Corrected editorial error of EN pin threshold voltageGo
  • Added current limit for TLV62569DRL and TLV62569PDRL Go
  • Added TLV62569PDRL layout exampleGo

Changes from A Revision (March 2017) to B Revision

  • Changed TLV62569PDDC 更改为生产状态Go
  • 器件比较表移至第 1 页Go
  • Added DDC package thermal informationGo
  • Added startup time of TLV62569PDDCGo

Changes from * Revision (December 2016) to A Revision

  • Added WEBENCH® 模型 Go

5 Pin Configuration and Functions

TLV62569 TLV62569P All_Pinout_TLV62568.gif

Pin Functions

PIN NUMBERI/O/PWRDESCRIPTION
NAMESOT23-5SOT23-6SOT563-6
EN 1 1 5 I Device enable logic input. Logic high enables the device, logic low disables the device and turns it into shutdown. Do not leave floating.
GND 2 2 2 PWR Ground pin.
SW 3 3 4 PWR Switch pin connected to the internal FET switches and inductor terminal. Connect the inductor of the output filter to this pin.
VIN 4 4 3 PWR Power supply voltage input.
PG - 5 6 O Power good open drain output pin for TLV62569P. The pull-up resistor should not be connected to any voltage higher than 5.5V. If it's not used, leave the pin floating.
FB 5 6 1 I Feedback pin for the internal control loop. Connect this pin to an external feedback divider.
NC - - 6 O No connection pin for TLV62569DRL. The pin can be connected to the output or the ground. Or leave it floating.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted)(1)
MINMAXUNIT
Voltage(2) VIN, EN, PG –0.3 6 V
SW (DC) –0.3 VIN+0.3 V
SW (AC, less than 10ns)(3) –3.0 9 V
FB –0.3 5.5 V
Operating junction temperature, TJ –40 150 °C
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and the device is not switching. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
(3) While switching

6.2 ESD Ratings

VALUEUNIT
V(ESD) Electrostatic discharge Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) ±2000 V
Charged-device model (CDM), per JEDEC specification JESD22-C101(2) ±500 V
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions(1)

MINTYPMAXUNIT
VIN Input voltage 2.5 5.5 V
VOUT Output voltage 0.6 VIN V
IOUT Output current 0 2 A
TJ Operating junction temperature –40 125 °C
ISINK_PG Sink current at PG pin 1 mA
(1) Refer to the Application and Implementation section for further information.

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale