ZHCSKW9A
February 2020 – November 2020
TPS7B85-Q1
PRODUCTION DATA
1
特性
2
应用
3
说明
4
Revision History
5
Pin Configuration and Functions
6
Specifications
6.1
Absolute Maximum Ratings
6.2
ESD Ratings
6.3
Recommended Operating Conditions
6.4
Thermal Information
6.5
Electrical Characteristics
6.6
Switching Characteristics
6.7
Typical Characteristics
7
Detailed Description
7.1
Overview
7.2
Functional Block Diagram
7.3
Feature Description
7.3.1
Enable (EN)
7.3.2
Power-Good (PG)
7.3.2.1
Adjustable Power-Good (PGADJ)
7.3.3
Adjustable Power-Good Delay Timer (DELAY)
7.3.4
Sense Comparator
7.3.5
Undervoltage Lockout
7.3.6
Thermal Shutdown
7.3.7
Current Limit
7.4
Device Functional Modes
7.4.1
Device Functional Mode Comparison
7.4.2
Normal Operation
7.4.3
Dropout Operation
7.4.4
Disabled
8
Application and Implementation
8.1
Application Information
8.1.1
Input and Output Capacitor Selection
8.1.2
Dropout Voltage
8.1.3
Reverse Current
8.1.4
Power Dissipation (PD)
8.1.4.1
Thermal Performance Versus Copper Area
8.1.5
Estimating Junction Temperature
8.1.6
SI Pin
8.1.6.1
Calculating the Sense Input (SI) Pin Threshold
8.1.6.2
Different Uses for the Sense Input Pin
8.1.6.2.1
Monitoring Input Voltage
8.1.6.2.2
Creating OV and UV Power-Good
8.1.6.2.3
Monitoring a Separate Supply Voltage
8.1.7
Pulling Up the SO and PG Pins to a Different Voltage
8.1.8
Power-Good
8.1.8.1
Setting the Adjustable Power-Good Threshold
8.1.8.2
Setting the Adjustable Power-Good Delay
8.2
Typical Application
8.2.1
Design Requirements
8.2.2
Detailed Design Procedure
8.2.2.1
Input Capacitor
8.2.2.2
Output Capacitor
8.2.3
Application Curves
9
Power Supply Recommendations
10
Layout
10.1
Layout Guidelines
10.1.1
Package Mounting
10.1.2
Board Layout Recommendations to Improve PSRR and Noise Performance
10.2
Layout Example
11
Device and Documentation Support
11.1
Device Support
11.1.1
Device Nomenclature
11.2
接收文档更新通知
11.3
支持资源
11.4
Trademarks
11.5
静电放电警告
11.6
术语表
封装选项
机械数据 (封装 | 引脚)
DRC|10
MPDS117L
散热焊盘机械数据 (封装 | 引脚)
DRC|10
QFND652
订购信息
zhcskw9a_oa
zhcskw9a_pm