ZHCSCQ4B August   2014  – May 2017 TPS62180 , TPS62182

PRODUCTION DATA.  

  1. 特性
  2. 应用
  3. 说明
  4. 修订历史记录
  5. Device Comparison Table
  6. Pin Configuration and Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Enable / Shutdown (EN)
      2. 8.3.2 Soft Start / Tracking (SS/TR)
      3. 8.3.3 Power Good (PG)
      4. 8.3.4 Undervoltage Lockout (UVLO)
      5. 8.3.5 Thermal Shutdown
    4. 8.4 Device Functional Modes
      1. 8.4.1 Pulse Width Modulation (PWM) Operation
      2. 8.4.2 Power Save Mode (PSM) Operation
      3. 8.4.3 Minimum Duty Cycle and 100% Mode Operation
      4. 8.4.4 Automatic Efficiency Enhancement (AEE)
      5. 8.4.5 Phase-Shifted Operation
      6. 8.4.6 Current Limit, Current Balancing, and Short Circuit Protection
      7. 8.4.7 Tracking
      8. 8.4.8 Operation with Fixed VOUT
  9. Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Typical Applications
      1. 9.2.1 Typical TPS62180 Application
        1. 9.2.1.1 Design Requirements
        2. 9.2.1.2 Detailed Design Procedure
          1. 9.2.1.2.1 Custom Design With WEBENCH® Tools
          2. 9.2.1.2.2 Programming the Output Voltage
          3. 9.2.1.2.3 Output Filter Selection
          4. 9.2.1.2.4 Inductor Selection
          5. 9.2.1.2.5 Output Capacitor Selection
          6. 9.2.1.2.6 Input Capacitor Selection
          7. 9.2.1.2.7 Soft Start Capacitor Selection
        3. 9.2.1.3 Application Performance Curves
      2. 9.2.2 TPS62180 Low Profile Solution
        1. 9.2.2.1 Design Requirements
        2. 9.2.2.2 Detailed Design Procedure
          1. 9.2.2.2.1 Inductor
          2. 9.2.2.2.2 Input and Output Capacitors
          3. 9.2.2.2.3 Soft Start Capacitor
          4. 9.2.2.2.4 Using the Accurate EN Threshold
        3. 9.2.2.3 Application Performance Curves
    3. 9.3 TPS62180 Output Voltage Application Examples
      1. 9.3.1 Application Schematic Examples
      2. 9.3.2 Design Requirements
      3. 9.3.3 External Component Selection
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
      1. 11.1.1 PCB Layout
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 器件支持
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 相关链接
    3. 12.3 商标
    4. 12.4 静电放电警告
    5. 12.5 Glossary
  13. 13机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

Detailed Description

Overview

The TPS6218x is a high efficiency synchronous switched mode step-down converter based on a peak current control topology. It is designed for smallest solution size low-profile applications, converting multi-cell Li-Ion supply voltages to output voltages of 0.9 V to 6 V. While an outer voltage loop sets the regulation threshold for the current loop based on the actual VOUT level, the inner current loop adapts the peak inductor current for every switching cycle. The regulation network is internally compensated. The switching frequency is set by an OFF-time control and features Power Save Mode (PSM) and AEE™ (Automatic Efficiency Enhancement) to keep the efficiency high over the whole load current and duty cycle range. The switching frequency is set depending on VIN and VOUT and remains unchanged for steady state operating conditions.

The TPS6218x is a dual phase converter, sharing the load current among the phases. Identical in construction, the follower control loop is connected with a fixed delay to the master control loop. Both the phases use the same regulation threshold and cycle-by-cycle peak current setpoint. This ensures a phase-shifted as well as current-balanced operation. Using the advantages of the dual phase topology, a 6-A continuous output current is provided with high performance and smallest system solution size.

While the TPS62180 offers an adjustable output voltage, the TPS62182 supports a fixed 3.3-V output voltage, saving external components.

Functional Block Diagram

TPS62180 TPS62182 SLVSBB8_FBDadj.gif Figure 5. TPS62180 (Adjustable output voltage)
TPS62180 TPS62182 SLVSBB8_FBDfix.gif Figure 6. TPS62182 (Fixed output voltage)

Feature Description

Enable / Shutdown (EN)

The device starts operation, when VIN is present and Enable (EN) is set High. The EN threshold is 1 V for rising and 0.9 V for falling voltages, providing a threshold accuracy of ±3%. That makes it suitable for precise switching on and off in accurate power sequencing arrangements as well as for slowly rising EN control voltage signals (see Using the Accurate EN Threshold for more details).

The device is disabled by pulling EN Low. A discharge resistor of about 60 Ω is then connected to the output. At the EN pin, an internal pull down resistor of about 350 kΩ keeps the Low state, if EN gets high impedance or floating afterwards.

The EN pin can be connected to VIN to always enable the device. A delay of 1 ms, after VIN exceeds VUVLO, ensures safe operating conditions before the device starts switching. If VIN is already present, a soft start sequence is initiated about 100 µs after EN is pulled High.

Soft Start / Tracking (SS/TR)

The soft start circuit controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drop from high impedance power sources or batteries. When EN is set to start device operation, the device starts switching and VOUT rises with a slope, controlled by the external capacitor connected to the SS/TR pin. There is no theoretical limit for the longest startup time. It is not recommended to leave the SS/TR pin floating, because VOUT may overshoot. Typical startup operation is shown in Application Performance Curves.

The device can track an external voltage (see Tracking). The device can monotonically start into a pre-biased output.

Power Good (PG)

The TPS6218x has a built in power good (PG) function. The PG pin goes High, when the output voltage has reached its nominal value. Otherwise, including when disabled, in UVLO or in thermal shutdown, PG is Low. The PG pin is an open drain output that requires a pull-up resistor and can sink typically 2 mA. If not used, the PG pin can be left floating or grounded.

space

Table 1. Power Good Pin Logic Table

Device Information PG Logic Status
High Z Low
Enable (EN=High) VFB ≥ VTH_PG
VFB ≤ VTH_PG
Shutdown (EN=Low)
UVLO 0.7V < VIN < VUVLO
Thermal Shutdown TJ > TSD
Power Supply Removal VIN < 0.7V

space

Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) prevents misoperation of the device, if the input voltage drops below the UVLO threshold. It is set to 3.6 V typically with a hysteresis of typically 300mV. (See also Device Functional Modes).

Thermal Shutdown

The junction temperature TJ of the device is monitored by an internal temperature sensor. If TJ exceeds 160°C (typ.), the device goes in thermal shutdown with a hysteresis of typically 20°C. Both the power FETs are turned off, the discharge resistor is connected to the output and the PG pin goes Low. Once TJ has decreased enough, the device resumes normal operation with Soft Start.

Device Functional Modes

Pulse Width Modulation (PWM) Operation

The TPS6218x is based on a predictive OFF-time peak current control topology, operating with PWM in continuous conduction mode for heavier loads. Since the OFF-time is automatically adjusted according to the actual VIN and VOUT, it provides highest efficiency over the entire input and output voltage range. The OFF-time is calculated as:

spacing

Equation 1. TPS62180 TPS62182 SLVSBB8_eqtoff.gif

spacing

While the OFF-time is predicted, the ON-time is set depending on the converter's duty cycle and calculated as:

spacing

Equation 2. TPS62180 TPS62182 SLVSBB8_eqtonf.gif

spacing

Thereby the switching frequency is fixed for a given input and output voltage and is calculated as:

spacing

Equation 3. TPS62180 TPS62182 SLVSBB8_eqfsw.gif

spacing

Both the master and follower phases regulate to the same level of VOUT with separate current loops, using the same peak current setpoint, cycle by cycle. This provides excellent peak current balancing, independent of inductor dc resistance matching. Since the follower phase operates with a fixed delay to the master phase, also cycle by cycle, phase shifted operation is obtained.

The device features an automatic transition into Power Save Mode, entered at light loads, running in discontinuous conduction mode (DCM).

Power Save Mode (PSM) Operation

As the load current decreases, the converter enters Power Save Mode operation. During PSM, the converter operates with a reduced switching frequency maintaining highest efficiency due to minimum quiescent current. Power Save Mode is based on a fixed peak current architecture, where the peak current (IPEAK) is set depending on VIN, VOUT, and L. After each single pulse, a pause time until the internal VOUT_Low level threshold is reached completes the switching cycle in PSM.

The switching frequency for PSM in one phase operation is calculated as :

spacing

Equation 4. TPS62180 TPS62182 SLVSBB8_eqfswpsm.gif

spacing

Equation 4 shows the linear relationship of output current and switching frequency. Typical values of the fixed peak current are shown in Figure 7.

space

TPS62180 TPS62182 SLVSBB8_Ipeak_PSM.gif Figure 7. Typical Fixed Peak Current (IPEAK) in Power Save Mode

space

If the load decreases to very light loads and only one phase is needed, either phase (master or follower) might be active. The load current level at which Power Save Mode is entered is calculated as follows:

spacing

Equation 5. TPS62180 TPS62182 SLVSBB8_eqpsm.gif

spacing

Equation 7 is used to calculate ΔIL.

Minimum Duty Cycle and 100% Mode Operation

When the input voltage comes close to the output voltage, the device enters 100% mode and both high-side FETs are continuously switched on as long as VOUT remains below its setpoint. The minimum VIN to maintain output voltage regulation is calculated as:

spacing

Equation 6. TPS62180 TPS62182 SLVSBB8_eqvinmin.gif

spacing

This allows the conversion of small input to output voltage differences, for example for the longest operation time in battery powered applications. In 100% duty cycle mode, the low-side FET is switched off.

While the maximum ON-time is not limited, the AEE feature, explained in the next section, secures a minimum ON-time of about 100 ns.

Automatic Efficiency Enhancement (AEE™)

AEE™ provides highest efficiency over the entire input voltage and output voltage range by automatically adjusting the converter's switching frequency. This is achieved by setting the predictive off-time of the converter.

The efficiency of a switched mode converter is determined by the power losses during the conversion. The efficiency decreases, if VOUT decreases and/or VIN increases. In order to keep the efficiency high over the entire duty cycle range (VOUT/VIN ratio), the switching frequency is adjusted while maintaining the ripple current. The following equation shows the relation between the inductor ripple current, switching frequency and duty cycle.

spacing

Equation 7. TPS62180 TPS62182 SLVSBB8_eqaea.gif

spacing

Efficiency increases by decreasing switching losses, preserving high efficiency for varying duty cycles, while the ripple current amplitude remains low enough to deliver the full output current without reaching current limit. The AEE™ feature provides an efficiency enhancement for various duty cycles, especially for lower Vout values, where fixed frequency converters suffer from a significant efficiency drop. Furthermore, this feature compensates for the very small duty cycles of high VIN to low VOUT conversion, which limits the control range in other topologies.

Figure 8 shows the typical switching frequency over the input voltage range.

space

TPS62180 TPS62182 SLVSBB8_AEE.gif Figure 8. Typical Switching Frequency vs Input Voltage

space

Phase-Shifted Operation

While, for a buck converter, the input current source provides the average current that is needed to support the output current, an input capacitance is needed to support pulse currents. One of the natural benefits of a two- (or multi-) phase converter is the possibility to operate out of phase, which decreases the pulse currents and switching noise. In PWM mode, the TPS6218x devices run with a fixed delay of typically 250 ns between the phases. This ensures that the phases run phase-delayed, limiting input RMS current and corresponding noise. If in PSM, both phases run, the phase delay is about 100 ns.

Current Limit, Current Balancing, and Short Circuit Protection

Each phase has a separate integrated peak current limit. While its minimum value limits the output current of the phase, the maximum number gives the current that must be considered to flow in any operating case. If the current limit of a phase is reached, the peak current setpoint is unable to increase further. The device provides its maximum output current. Detecting this heavy load or short circuit condition for about 0.9 ms, the device switches off for about 5 ms and then restarts again with a soft start cycle. As long as the overload condition is present, the device hiccups that way, limiting the output power.

The two phases are peak current balanced with a variation within about ±10% at 6-A output current (see Figure 9). Since the control topology does not depend on inductor or output current measurements, the current balancing accuracy is independent of inductor matching (binning) and does not need matched power routing.

space

TPS62180 TPS62182 SLVSBB8_Cbal.gif Figure 9. Typical Current Balancing vs Load Current

space

Tracking

VOUT can track a voltage that is applied at the SS/TR pin. The tracking range at the SS/TR pin is 50 mV to 1.2 V and the FB pin voltage tracks this as given in Equation 8:

spacing

Equation 8. TPS62180 TPS62182 SLVSBB8_eqtrack.gif

spacing

Due to the factor of about 0.64, the minimum output voltage for tracking is 1.25 V. Once the SS/TR pin voltage reaches about 1.2 V, the internal voltage is clamped to the internal feedback voltage and the device goes to normal regulation. This works for falling tracking voltage as well. If, in this case, the SS/TR voltage decreases, the device does not sink current from the output. Thus, the resulting decrease of the output voltage may be slower than the SS/TR pin voltage if the load is light. When driving the SS/TR pin with an external voltage, do not exceed the voltage rating of the SS/TR pin which is VIN+0.3 V.

Note: If the voltage at the FB pin is below its typical value of 0.8 V, the output voltage accuracy may have a wider tolerance than specified.

Operation with Fixed VOUT

The TPS62182 provides a fixed output voltage of 3.3 V (±1%). In this case, the feedback divider is integrated and the FB pin is internally connected to GND with a resistor of about 350 kΩ. It is recommended to connect the FB pin to PCB ground to improve thermal behavior.