SLVSAB4D June 2010 – January 2017 TPS61183
PRODUCTION DATA.
As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high-current paths. The input capacitor, C1 in the typical application circuit (see Typical Programmable PWM-Mode Application), must be close to the VIN pin, as well as to the GND pin in order to reduce the input ripple detected by the device. The input capacitor, C1 in the typical application circuit, must also be placed close to the inductor. C2 is the filter and noise decoupling capacitor for the internal linear regulator powering the internal digital circuits. Place C2 as close as possible between the VDDIO and AGND pins to prevent any noise insertion to the digital circuits. The SW pin carries high current with fast rising and falling edges. Therefore, keep the connection between the pin to the inductor and Schottky diode as short and wide as possible. It is also beneficial to have the ground of the output capacitor C3 close to the PGND pin as there is a large ground return current flowing between them. When laying out signal grounds, TI recommends using short traces separated from power ground traces, connected together at a single point, for example on the thermal pad. The thermal pad must be soldered on to the PCB and connected to the GND pin of the device. An additional thermal via can significantly improve device power dissipation.