• Menu
  • Product
  • Email
  • PDF
  • Order now

  • SNx5176B 差动总线收发器

    • ZHCSOI2H July   1985  – December 2021 SN65176B , SN75176B

      PRODUCTION DATA  

  • CONTENTS
  • SEARCH
  • SNx5176B 差动总线收发器
  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 Revision History
  5. 5 Pin Configuration and Functions
  6. 6 Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 Recommended Operating Conditions
    3. 6.3 Thermal Information
    4. 6.4 Electrical Characteristics – Driver
    5. 6.5 Electrical Characteristics – Receiver
    6. 6.6 Switching Characteristics – Driver
    7. 6.7 Switching Characteristics – Receiver
    8. 6.8 Typical Characteristics
      1.      Parameter Measurement Information
  7. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Driver
      2. 7.3.2 Receiver
    4. 7.4 Device Functional Modes
      1. 7.4.1 Device Powered
      2. 7.4.2 Device Unpowered
      3. 7.4.3 Symbol Cross Reference
  8. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
    3. 8.3 System Examples
  9. 9 Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Related Links
    2. 11.2 Trademarks
    3. 11.3 静电放电警告
    4. 11.4 术语表
  12. 12Mechanical, Packaging, and Orderable Information
  13. 重要声明

封装选项

请参考 PDF 数据表获取器件具体的封装图。

机械数据 (封装 | 引脚)
  • D|8
  • P|8
  • PS|8
  • |
散热焊盘机械数据 (封装 | 引脚)
订购信息
  • zhcsoi2h_oa
  • zhcsoi2h_pm
search No matches found.
  • Full reading width
    • Full reading width
    • Comfortable reading width
    • Expanded reading width
  • Card for each section
  • Card with all content

 

DATA SHEET

SNx5176B 差动总线收发器

本资源的原文使用英文撰写。 为方便起见，TI 提供了译文；由于翻译过程中可能使用了自动化工具，TI 不保证译文的准确性。 为确认准确性，请务必访问 ti.com 参考最新的英文版本（控制文档）。

1 特性

  • 双向收发器
  • 符合或超出 ANSI 标准 TIA/EIA-422-B
    和 TIA/EIA-485-A 以及 ITU 建议
    V.11 和 X.27 的要求
  • 适用于嘈杂环境中长距离总线线路上的
    多点传输
  • 三态驱动器和接收器输出
  • 单独的驱动器和接收器使能端
  • 宽正负输入/输出总线电压范围
  • ±60mA 最大驱动器输出能力
  • 热关断保护
  • 驱动器正负电流限制
  • 12kΩ 最小接收器输入阻抗
  • ±200mV 接收器输入灵敏度
  • 50mV 典型接收器输入迟滞
  • 由 5V 单电源供电

2 应用

  • 化学和气体传感器
  • 数字标牌
  • HMI（人机界面）
  • 电机控制：交流感应、刷式和无刷直流、低电压和高电压、步进电机和永磁体
  • TETRA 基站
  • 电信塔：远程电动倾斜单元 (RET) 和塔顶放大器 (TMA)
  • 称重秤
  • 无线中继器

3 说明

SN65176B 和 SN75176B 差分总线收发器旨在实现多点总线传输线路上的双向数据通信。这些器件专为平衡传输线路而设计，符合 ANSI 标准 TIA/EIA-422-B 和 TIA/EIA-485-A 以及 ITU 建议 V.11 和 X.27。

SN65176B 和 SN75176B 器件整合了一个三态差分线路驱动器和一个差分输入线路接收器，两者均采用 5V 单电源供电。驱动器和接收器分别具有高电平有效和低电平有效使能端，它们可以在外部连接在一起以用作方向控制。驱动器差分输出端和接收器差分输入端在内部连接以形成差分输入/输出 (I/O) 总线端口，这些端口用于在禁用驱动器或 VCC = 0 时为总线提供最小负载。这些端口具有较宽的正负共模电压范围，使得该器件适用于合用线应用。

驱动器旨在实现高达 60mA 的灌电流或拉电流。驱动器具有正负电流限制和热关断功能，避免出现线路故障状况。根据设计在大约 150°C 的结温下发生热关断。接收器具有 12kΩ 的最小输入阻抗、±200mV 的输入灵敏度和 50mV 的典型输入迟滞。

器件信息
器件型号封装（引脚）(1)封装尺寸（标称值）
SNx5176SOIC (8)4.90mm × 3.91mm
PDIP (8)9.81mm × 6.35mm
SOP (8)6.20mm × 5.30mm
(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。
GUID-967FC7A5-CBEC-48D4-B809-0440B949341B-low.gif简化版原理图

4 Revision History

Changes from Revision G (July 2021) to Revision H (December 2021)

  • Changed ψJT From 78.8 to 8.8 for the D package in the Thermal Information tableGo

Changes from Revision F (January 2015) to Revision G (July 2021)

  • Changed the Thermal Information tableGo
  • Changed the VO Output voltage MAX value from: 6 V to: VCC in the Electrical Characteristics – Driver Go
  • Changed the VODI Differential output voltage MAX value from: 6 V to: VCC in the Electrical Characteristics – Driver Go

Changes from Revision E (January 2014) to Revision F (January 2015)

  • 添加了应用、器件信息 表、引脚功能 表、ESD 等级 表、热性能信息 表、特性说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分Go
  • Moved Typical Characteristics inside of the Specifications section.Go

Changes from Revision D (April 2003) to Revision E (January 2014)

  • 将文档更新为新的 TI 数据表格式 - 无规格变化Go
  • 删除了订购信息 表Go

5 Pin Configuration and Functions

GUID-B78A2B5E-6B9D-4397-89D6-569703C0F7D5-low.gif Figure 5-1 Top View
Table 5-1 Pin Functions
PIN TYPE DESCRIPTION
NAME NO.
R 1 O Logic Data Output from RS-485 Receiver
RE 2 I Receive Enable (active low)
DE 3 I Driver Enable (active high)
D 4 I Logic Data Input to RS-485 Driver
GND 5 — Device Ground Pin
A 6 I/O RS-422 or RS-485 Data Line
B 7 I/O RS-422 or RS-485 Data Line
VCC 8 — Power Input. Connect to 5-V Power Source.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)
MINMAXUNIT
VCCSupply voltage(2)7V
Voltage range at any bus terminal–1015V
VIEnable input voltage5.5V
TJOperating virtual junction temperature150°C
TstgStorage temperature range–65150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds260°C
(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Section 6.2 is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

6.2 Recommended Operating Conditions

MINTYPMAXUNIT
VCCSupply voltage4.7555.25V
VI or VICVoltage at any bus terminal (separately or common mode)-712V
VIHHigh-level input voltageD, DE, and RE2V
VILLow-level input voltageD, DE, and RE0.8V
VIDDifferential input voltage(1)±12V
IOHHigh-level output currentDriver–60mA
Receiver–400µA
IOLLow-level output currentDriver60mA
Receiver8
TAOperating free-air temperatureSN65176B–40105°C
SN75176B070
(1) Differential input/output bus voltage is measured at the non-inverting terminal A, with respect to the inverting terminal B.

6.3 Thermal Information

THERMAL METRIC(1)SNx5176UNIT
D (SOIC)PS (SO)P (PDIP)
8 PINS
RθJA Junction-to-ambient thermal resistance 114.4 113.2 88.1 °C/W
RθJC(top) Junction-to-case (top) thermal resistance 55.1 57.9 65.9 °C/W
RθJB Junction-to-board thermal resistance 61.6 69.0 69.0 °C/W
ψJT Junction-to-top characterization parameter 8.8 14.6 35.2 °C/W
ψJB Junction-to-board characterization parameter 60.8 68.1 64.3 °C/W
(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

6.4 Electrical Characteristics – Driver

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
PARAMETERTEST CONDITIONS(1)MINTYP(2)MAXUNIT
VIKInput clamp voltageII = –18 mA–1.5V
VOOutput voltageIO = 00VccV
|VOD1|Differential output voltageIO = 01.53.6VccV
|VOD2|Differential output voltageRL = 100 Ω, see Figure 7-1½ VOD1 or 2 (4)V
RL = 54 Ω, see Figure 7-11.52.55
VOD3Differential output voltageSee (5)1.55V
∆|VOD|Change in magnitude of differential output voltage(3)RL = 54 Ω or 100 Ω, see Figure 7-1±0.2V
VOCCommon-mode output voltageRL = 54 Ω or 100 Ω, see Figure 7-1-1+3V
∆|VOC|Change in magnitude of common-mode output voltage(3)RL = 54 Ω or 100 Ω, see Figure 7-1±0.2V
IOOutput currentOutput disabled(6)VO = 12 V1mA
VO = –7 V–0.8
IIHHigh-level input currentVI = 2.4 V20µA
IILLow-level input currentVI = 0.4 V–400µA
IOSShort-circuit output currentVO = –7 V–250mA
VO = 0–150
VO = VCC250
VO = 12 V250
ICCSupply current (total package)No loadOutputs enabled4270mA
Outputs disabled2635
(1) The power-off measurement in ANSI Standard TIA/EIA-422-B applies to disabled outputs only and is not applied to combined inputs and outputs.
(2) All typical values are at VCC = 5 V and TA = 25°C.
(3) Δ|VOD| and Δ|VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low level.
(4) The minimum VOD2 with a 100-Ω load is either ½ VOD1 or 2 V, whichever is greater.
(5) See ANSI Standard TIA/EIA-485-A, Figure 3.5, Test Termination Measurement 2.
(6) This applies for both power on and off; refer to ANSI Standard TIA/EIA-485-A for exact conditions. The TIA/EIA-422-B limit does not apply for a combined driver and receiver terminal.

6.5 Electrical Characteristics – Receiver

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)
PARAMETERTEST CONDITIONSMINTYP(1)MAXUNIT
VIT+Positive-going input threshold voltageVO = 2.7 V, IO = –0.4 mA0.2V
VIT–Negative-going input threshold voltageVO = 0.5 V, IO = 8 mA–0.2(2)V
VhysInput hysteresis voltage (VIT+ – VIT–)50mV
VIKEnable Input clamp voltageII = –18 mA–1.5V
VOHHigh-level output voltageVID = 200 mV, IOH = –400 µA, see Figure 7-22.7V
VOLLow-level output voltageVID = –200 mV, IOL = 8 mA, see Figure 7-20.45V
IOZHigh-impedance-state output currentVO = 0.4 V to 2.4 V±20µA
IILine input currentOther input = 0 V(3)VI = 12 V1mA
VI = –7 V–0.8
IIHHigh-level enable input currentVIH = 2.7 V20µA
IILLow-level enable input currentVIL = 0.4 V–100µA
rIInput resistanceVI = 12 V12kΩ
IOSShort-circuit output current–15–85mA
ICCSupply current (total package)No loadOutputs enabled4255mA
Outputs disabled2635
(1) All typical values are at VCC = 5 V, TA = 25°C.
(2) The algebraic convention, in which the less positive (more negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.
(3) This applies for both power on and power off. Refer to EIA Standard TIA/EIA-485-A for exact conditions.

6.6 Switching Characteristics – Driver

VCC = 5 V, RL = 110 Ω, TA = 25°C (unless otherwise noted)
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
td(OD)Differential-output delay timeRL = 54 Ω, see Figure 7-31522ns
tt(OD)Differential-output transition timeRL = 54 Ω, see Figure 7-32030ns
tPZHOutput enable time to high levelSee Figure 7-485120ns
tPZLOutput enable time to low levelSee Figure 7-54060ns
tPHZOutput disable time from high levelSee Figure 7-4150250ns
tPLZOutput disable time from low levelSee Figure 7-52030ns

6.7 Switching Characteristics – Receiver

VCC = 5 V, CL = 15 pF, TA = 25°C
PARAMETERTEST CONDITIONSMINTYPMAXUNIT
tPLHPropagation delay time, low- to high-level outputVID = 0 to 3 V, see Figure 7-62135ns
tPHLPropagation delay time, high- to low-level output2335
tPZHOutput enable time to high levelSee Figure 7-71020ns
tPZLOutput enable time to low level1220
tPHZOutput disable time from high levelSee Figure 7-72035ns
tPLZOutput disable time from low level1725

6.8 Typical Characteristics

GUID-4EF57C57-B670-482F-987B-ABA0AA49016E-low.gifFigure 6-1 Driver High-Level Output Voltage vs High-Level Output Current
GUID-E4FA5CB8-2F58-4BCD-AF58-24A767F1FD3C-low.gifFigure 6-3 Driver Differential Output Voltage vs Output Current
GUID-555831C1-4624-4917-B24A-53311A5FE44C-low.gif
Only the 0°C to 70°C portion of the curve applies to the SN75176B device.
Figure 6-5 Receiver High-Level Output Voltage vs Free-Air Temperature
GUID-89CE6080-4E37-4F54-8F58-F79EAEC81FA7-low.gifFigure 6-7 Receiver Low-Level Output Voltage vs Free-Air Temperature
GUID-2B5B35F0-DA97-4477-AEB8-E5D47169B153-low.gifFigure 6-9 Receiver Output Voltage vs Enable Voltage
GUID-1A635E27-37D0-448F-9D6A-FBC50390BDC9-low.gifFigure 6-2 Driver Low-Level Output Voltage vs Low-Level Output Current
GUID-059DBA25-5C5D-4596-B9A5-69F9A0D4C037-low.gifFigure 6-4 Receiver High-Level Output Voltage vs High-Level Output Current
GUID-4F012E25-60E3-4602-8A37-EA72F00D06D9-low.gif
Figure 6-6 Receiver Low-Level Output Voltage vs Low-Level Output Current
GUID-71487084-0B3A-42D8-9034-CDE1B3883A6F-low.gifFigure 6-8 Receiver Output Voltage vs Enable Voltage

Parameter Measurement Information

GUID-C0F687F9-C02E-42CC-A58A-4A187DD09CCC-low.gifFigure 7-1 Driver VOD and VOC
GUID-EC83071C-ED0E-4598-95EC-173FCBC985D9-low.gifFigure 7-2 Receiver VOH and VOL
GUID-534CAB1D-6A45-41C5-9D91-1EF13FD7B53D-low.gif
CL includes probe and jig capacitance.
The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
Figure 7-3 Driver Test Circuit and Voltage Waveforms
GUID-5F4010A5-C635-4878-BF43-96AA69B4ADE7-low.gif
CL includes probe and jig capacitance.
The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
Figure 7-4 Driver Test Circuit and Voltage Waveforms
GUID-554EE73B-4D00-48D1-B378-E7ADFBA4F526-low.gif
CL includes probe and jig capacitance.
The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
Figure 7-5 Driver Test Circuit and Voltage Waveforms
GUID-DE622C29-6652-4174-80DC-D92FD26509C3-low.gif
CL includes probe and jig capacitance.
The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
Figure 7-6 Receiver Test Circuit and Voltage Waveforms
GUID-1F656AA1-0009-44F2-AEF8-6DC5F3122A7C-low.gif
CL includes probe and jig capacitance.
The input pulse is supplied by a generator having the following characteristics: PRR ≤1 MHz, 50% duty cycle, tr ≤ 6 ns, tf ≤ 6 ns, ZO = 50 Ω.
Figure 7-7 Receiver Test Circuit and Voltage Waveforms

7 Detailed Description

7.1 Overview

The SN65176B and SN75176B differential bus transceivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. They are designed for balanced transmission lines and meet ANSI Standards TIA/EIA-422-B and TIA/EIA-485-A and ITU Recommendations V.11 and X.27.

The SN65176B and SN75176B devices combine a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be connected together externally to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus when the driver is disabled or VCC = 0. These ports feature wide positive and negative common-mode voltage ranges, making the device suitable for party-line applications.

The driver is designed for up to 60 mA of sink or source current. The driver features positive and negative current limiting and thermal shutdown for protection from line-fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 kΩ, an input sensitivity of ±200 mV, and a typical input hysteresis of 50 mV.

The SN65176B and SN75176B devices can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

7.2 Functional Block Diagram

GUID-967FC7A5-CBEC-48D4-B809-0440B949341B-low.gif

7.3 Feature Description

 
Texas Instruments

© Copyright 1995-2025 Texas Instruments Incorporated. All rights reserved.
Submit documentation feedback | IMPORTANT NOTICE | Trademarks | Privacy policy | Cookie policy | Terms of use | Terms of sale