ZHCSA42E August   2010  – September 2018 MSP430F5333 , MSP430F5335 , MSP430F5336 , MSP430F5338

PRODUCTION DATA.  

  1. 1器件概述
    1. 1.1 特性
    2. 1.2 应用范围
    3. 1.3 说明
    4. 1.4 功能框图
  2. 2修订历史记录
  3. 3Device Comparison
    1. 3.1 Related Products
  4. 4Terminal Configuration and Functions
    1. 4.1 Pin Diagrams
    2. 4.2 Signal Descriptions
      1. Table 4-1 Signal Descriptions
  5. 5Specifications
    1. 5.1  Absolute Maximum Ratings
    2. 5.2  ESD Ratings
    3. 5.3  Recommended Operating Conditions
    4. 5.4  Active Mode Supply Current Into VCC Excluding External Current
    5. 5.5  Low-Power Mode Supply Currents (Into VCC) Excluding External Current
    6. 5.6  Thermal Resistance Characteristics
    7. 5.7  Schmitt-Trigger Inputs – General-Purpose I/O
    8. 5.8  Inputs – Ports P1, P2, P3, and P4
    9. 5.9  Leakage Current – General-Purpose I/O
    10. 5.10 Outputs – General-Purpose I/O (Full Drive Strength)
    11. 5.11 Outputs – General-Purpose I/O (Reduced Drive Strength)
    12. 5.12 Output Frequency – Ports P1, P2, and P3
    13. 5.13 Typical Characteristics – Outputs, Reduced Drive Strength (PxDS.y = 0)
    14. 5.14 Typical Characteristics – Outputs, Full Drive Strength (PxDS.y = 1)
    15. 5.15 Crystal Oscillator, XT1, Low-Frequency Mode
    16. 5.16 Crystal Oscillator, XT2
    17. 5.17 Internal Very-Low-Power Low-Frequency Oscillator (VLO)
    18. 5.18 Internal Reference, Low-Frequency Oscillator (REFO)
    19. 5.19 DCO Frequency
    20. 5.20 PMM, Brownout Reset (BOR)
    21. 5.21 PMM, Core Voltage
    22. 5.22 PMM, SVS High Side
    23. 5.23 PMM, SVM High Side
    24. 5.24 PMM, SVS Low Side
    25. 5.25 PMM, SVM Low Side
    26. 5.26 Wake-up Times From Low-Power Modes and Reset
    27. 5.27 Timer_A, Timers TA0, TA1, and TA2
    28. 5.28 Timer_B, Timer TB0
    29. 5.29 Battery Backup
    30. 5.30 USCI (UART Mode)
    31. 5.31 USCI (SPI Master Mode)
    32. 5.32 USCI (SPI Slave Mode)
    33. 5.33 USCI (I2C Mode)
    34. 5.34 12-Bit ADC, Power Supply and Input Range Conditions
    35. 5.35 12-Bit ADC, Timing Parameters
    36. 5.36 12-Bit ADC, Linearity Parameters Using an External Reference Voltage
    37. 5.37 12-Bit ADC, Linearity Parameters Using AVCC as Reference Voltage
    38. 5.38 12-Bit ADC, Linearity Parameters Using the Internal Reference Voltage
    39. 5.39 12-Bit ADC, Temperature Sensor and Built-In VMID
    40. 5.40 REF, External Reference
    41. 5.41 REF, Built-In Reference
    42. 5.42 12-Bit DAC, Supply Specifications
    43. 5.43 12-Bit DAC, Linearity Specifications
    44. 5.44 12-Bit DAC, Output Specifications
    45. 5.45 12-Bit DAC, Reference Input Specifications
    46. 5.46 12-Bit DAC, Dynamic Specifications
    47. 5.47 12-Bit DAC, Dynamic Specifications (Continued)
    48. 5.48 Comparator_B
    49. 5.49 Ports PU.0 and PU.1
    50. 5.50 LDO-PWR (LDO Power System)
    51. 5.51 Flash Memory
    52. 5.52 JTAG and Spy-Bi-Wire Interface
  6. 6Detailed Description
    1. 6.1  Overview
    2. 6.2  CPU
    3. 6.3  Instruction Set
    4. 6.4  Operating Modes
    5. 6.5  Interrupt Vector Addresses
    6. 6.6  Memory
    7. 6.7  Bootloader (BSL)
    8. 6.8  JTAG Operation
      1. 6.8.1 JTAG Standard Interface
      2. 6.8.2 Spy-Bi-Wire Interface
    9. 6.9  Flash Memory (Link to User's Guide)
    10. 6.10 RAM (Link to User's Guide)
    11. 6.11 Backup RAM
    12. 6.12 Peripherals
      1. 6.12.1  Digital I/O (Link to User's Guide)
      2. 6.12.2  Port Mapping Controller (Link to User's Guide)
      3. 6.12.3  Oscillator and System Clock (Link to User's Guide)
      4. 6.12.4  Power-Management Module (PMM) (Link to User's Guide)
      5. 6.12.5  Hardware Multiplier (MPY) (Link to User's Guide)
      6. 6.12.6  Real-Time Clock (RTC_B) (Link to User's Guide)
      7. 6.12.7  Watchdog Timer (WDT_A) (Link to User's Guide)
      8. 6.12.8  System Module (SYS) (Link to User's Guide)
      9. 6.12.9  DMA Controller (Link to User's Guide)
      10. 6.12.10 Universal Serial Communication Interface (USCI) (Links to User's Guide: UART Mode, SPI Mode, I2C Mode)
      11. 6.12.11 Timer TA0 (Link to User's Guide)
      12. 6.12.12 Timer TA1 (Link to User's Guide)
      13. 6.12.13 Timer TA2 (Link to User's Guide)
      14. 6.12.14 Timer TB0 (Link to User's Guide)
      15. 6.12.15 Comparator_B (Link to User's Guide)
      16. 6.12.16 ADC12_A (Link to User's Guide)
      17. 6.12.17 DAC12_A (Link to User's Guide)
      18. 6.12.18 CRC16 (Link to User's Guide)
      19. 6.12.19 Voltage Reference (REF) Module (Link to User's Guide)
      20. 6.12.20 LDO and PU Port
      21. 6.12.21 Embedded Emulation Module (EEM) (Link to User's Guide)
      22. 6.12.22 Peripheral File Map
    13. 6.13 Input/Output Diagrams
      1. 6.13.1  Port P1 (P1.0 to P1.7) Input/Output With Schmitt Trigger
      2. 6.13.2  Port P2 (P2.0 to P2.7) Input/Output With Schmitt Trigger
      3. 6.13.3  Port P3 (P3.0 to P3.7) Input/Output With Schmitt Trigger
      4. 6.13.4  Port P4 (P4.0 to P4.7) Input/Output With Schmitt Trigger
      5. 6.13.5  Port P5 (P5.0 and P5.1) Input/Output With Schmitt Trigger
      6. 6.13.6  Port P5 (P5.2 to P5.7) Input/Output With Schmitt Trigger
      7. 6.13.7  Port P6 (P6.0 to P6.7) Input/Output With Schmitt Trigger
      8. 6.13.8  Port P7 (P7.2) Input/Output With Schmitt Trigger
      9. 6.13.9  Port P7 (P7.3) Input/Output With Schmitt Trigger
      10. 6.13.10 Port P7 (P7.4 to P7.7) Input/Output With Schmitt Trigger
      11. 6.13.11 Port P8 (P8.0 to P8.7) Input/Output With Schmitt Trigger
      12. 6.13.12 Port P9 (P9.0 to P9.7) Input/Output With Schmitt Trigger
      13. 6.13.13 Port PU (PU.0 and PU.1) Ports
      14. 6.13.14 Port PJ (PJ.0) JTAG Pin TDO, Input/Output With Schmitt Trigger or Output
      15. 6.13.15 Port PJ (PJ.1 to PJ.3) JTAG Pins TMS, TCK, TDI/TCLK, Input/Output With Schmitt Trigger or Output
    14. 6.14 Device Descriptors
  7. 7器件和文档支持
    1. 7.1  入门和后续步骤
    2. 7.2  Device Nomenclature
    3. 7.3  工具与软件
    4. 7.4  文档支持
    5. 7.5  相关链接
    6. 7.6  社区资源
    7. 7.7  商标
    8. 7.8  静电放电警告
    9. 7.9  Export Control Notice
    10. 7.10 Glossary
  8. 8机械，封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

5.41 REF, Built-In Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(1)
PARAMETER TEST CONDITIONS VCC MIN TYP MAX UNIT
VREF+ Positive built-in reference voltage output REFVSEL = \{2\} for 2.5 V,
REFON = REFOUT = 1 , IVREF+ = 0 A		 3 V 2.5 ±1% V
REFVSEL = \{1\} for 2 V,
REFON = REFOUT = 1, IVREF+ = 0 A		 3 V 2.0 ±1%
REFVSEL = \{0\} for 1.5 V,
REFON = REFOUT = 1, IVREF+ = 0 A		 2.2 V, 3 V 1.5 ±1%
AVCC(min) AVCC minimum voltage, Positive built-in reference active REFVSEL = \{0\} for 1.5 V 2.2 V
REFVSEL = \{1\} for 2 V 2.3
REFVSEL = \{2\} for 2.5 V 2.8
IREF+ Operating supply current into AVCC terminal (2)(7) ADC12SR = 1(8), REFON = 1, REFOUT = 0, REFBURST = 0 3 V 70 100 µA
ADC12SR = 1(8), REFON = 1, REFOUT = 1, REFBURST = 0 0.45 0.75 mA
ADC12SR = 0(8), REFON = 1, REFOUT = 0, REFBURST = 0 210 310 µA
ADC12SR = 0(8), REFON = 1, REFOUT = 1, REFBURST = 0 0.95 1.7 mA
IL(VREF+) Load-current regulation, VREF+ terminal(3) REFVSEL = \{0, 1, 2\},
IVREF+ = +10 µA , –1000 µA,
AVCC = AVCC(min) for each reference level,
REFVSEL = \{0, 1, 2\}, REFON = REFOUT = 1		 1500 2500 µV/mA
CVREF+ Capacitance at VREF+ terminal REFON = REFOUT = 1(6),
0 mA ≤ IVREF+ ≤ IVREF+(max)		 2.2 V, 3 V 20 100 pF
TCREF+ Temperature coefficient of built-in reference(4) IVREF+ is a constant in the range of 0 mA ≤ IVREF+ ≤ –1 mA REFOUT = 0 2.2 V, 3 V 20 ppm/ °C
TCREF+ Temperature coefficient of built-in reference(4) IVREF+ is a constant in the range of 0 mA ≤ IVREF+ ≤ –1 mA REFOUT = 1 2.2 V, 3 V 20 50 ppm/ °C
PSRR_DC Power supply rejection ratio (DC) AVCC = AVCC(min) to AVCC(max),
TA = 25°C, REFVSEL = \{0, 1, 2\}, REFON = 1,
REFOUT = 0 or 1		 120 300 µV/V
PSRR_AC Power supply rejection ratio (AC) AVCC = AVCC(min) to AVCC(max),
TA = 25°C, REFVSEL = \{0, 1, 2\}, REFON = 1,
REFOUT = 0 or 1		 1 mV/V
tSETTLE Settling time of reference voltage(5) AVCC = AVCC(min) to AVCC(max),
REFVSEL = \{0, 1, 2\}, REFOUT = 0,
REFON = 0 → 1		 75 µs
AVCC = AVCC(min) to AVCC(max),
CVREF = CVREF(max), REFVSEL = \{0, 1, 2\},
REFOUT = 1, REFON = 0 → 1		 75
(1) The reference is supplied to the ADC by the REF module and is buffered locally inside the ADC. The ADC uses two internal buffers, one smaller and one larger for driving the VREF+ terminal. When REFOUT = 1, the reference is available at the VREF+ terminal, as well as, used as the reference for the conversion and uses the larger buffer. When REFOUT = 0, the reference is only used as the reference for the conversion and uses the smaller buffer.
(2) The internal reference current is supplied by the AVCC terminal. Consumption is independent of the ADC12ON control bit, unless a conversion is active. REFOUT = 0 represents the current contribution of the smaller buffer. REFOUT = 1 represents the current contribution of the larger buffer without external load.
(3) Contribution only due to the reference and buffer including package. This does not include resistance due to PCB traces or other external factors.
(4) Calculated using the box method: (MAX(–40°C to +85°C) – MIN(–40°C to +85°C)) / MIN(–40°C to +85°C)/(85°C – (–40°C)).
(5) The condition is that the error in a conversion started after tREFON is less than ±0.5 LSB. The settling time depends on the external capacitive load when REFOUT = 1.
(6) Connect two decoupling capacitors, 10 µF and 100 nF, to VREF to decouple the dynamic current required for an external reference source if it is used for the ADC12_A. Also see the MSP430x5xx and MSP430x6xx Family User's Guide.
(7) The temperature sensor is provided by the REF module. Its current is supplied by terminal AVCC and is equivalent to IREF+ with REFON = 1 and REFOUT = 0.
(8) For devices without the ADC12, the parametric with ADC12SR = 0 are applicable.