ZHCSAU0B April   2012  – October 2015 LMP91002

PRODUCTION DATA.  

  1. 特性
  2. 应用
  3. 说明
  4. 修订历史记录
  5. Pin Configuration and Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 I2C Interface
    7. 6.7 Timing Characteristics
    8. 6.8 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Potentiostat Circuitry
      2. 7.3.2 Transimpedance Amplifier
      3. 7.3.3 Control Amplifier
      4. 7.3.4 Internal Zero
      5. 7.3.5 2-Lead Galvanic Cell in Potentiostat Configuration
    4. 7.4 Device Functional Modes
      1. 7.4.1 Timeout Feature
    5. 7.5 Programming
      1. 7.5.1 I2C Interface
      2. 7.5.2 Write and Read Operation
      3. 7.5.3 Connection of More Than One LMP91002 to the I2C Bus
    6. 7.6 Register Maps
      1. 7.6.1 STATUS Register (Offset = 00h)
      2. 7.6.2 LOCK Register (Offset = 01h)
      3. 7.6.3 TIACN Register (Offset = 10h)
      4. 7.6.4 REFCN Register (Offset = 11h)
      5. 7.6.5 MODECN Register (Offset = 12h)
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1 Gas Sensor Interface
        1. 8.1.1.1 3-Lead Amperometric Cell In Potentiostat Configuration
      2. 8.1.2 Sensor Test Procedure
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Smart Gas Sensor Analog Front End
        2. 8.2.2.2 Smart Gas Sensor AFES on I2C Bus
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
    1. 9.1 Power Consumption
  10. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  11. 11器件和文档支持
    1. 11.1 社区资源
    2. 11.2 商标
    3. 11.3 静电放电警告
    4. 11.4 Glossary
  12. 12机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

7 Detailed Description

7.1 Overview

The LMP91002 is a programmable AFE for use in micropower chemical sensing applications. The LMP91002 is designed for 3-lead non-biased gas sensors and for 2 leads galvanic cell. This device provides all of the functionality for detecting changes in gas concentration based on a delta current at the working electrode. The LMP91002 generates an output voltage proportional to the cell current. Transimpedance gain is user programmable through an I2C compatible interface from 2.75kΩ to 350kΩ making it easy to convert current ranges from 5µA to 750µA full scale. Optimized for micro-power applications, the LMP91002 AFE works over a voltage range of 2.7V to 3.6 V. The cell voltage is user selectable using the on board programmability. In addition, it is possible to connect an external transimpedance gain resistor. Depending on the configuration, total current consumption for the device can be less than 10µA. For power savings, the transimpedance amplifier can be turned off and instead a load impedance equivalent to the TIA’s inputs impedance is switched in.

7.2 Functional Block Diagram

LMP91002 30182583.gif

7.3 Feature Description

7.3.1 Potentiostat Circuitry

The core of the LMP91002 is a potentiostat circuit. It consists of a differential input amplifier used to compare the potential between the working and reference electrodes to a zero bias potential.. The error signal is amplified and applied to the counter electrode (through the Control Amplifier - A1). Any changes in the impedance between the working and reference electrodes will cause a change in the voltage applied to the counter electrode, in order to maintain the constant voltage between working and reference electrodes. A Transimpedance Amplifier connected to the working electrode, is used to provide an output voltage that is proportional to the cell current. The working electrode is held at virtual ground (Internal ground) by the transimpedance amplifier. The potentiostat will compare the reference voltage to the desired bias potential and adjust the voltage at the counter electrode to maintain the proper working-to-reference voltage.

7.3.2 Transimpedance Amplifier

The transimpedance amplifier (TIA in Functional Block Diagram) has 7 programmable internal gain resistors. This accommodates the full scale ranges of most existing sensors. Moreover an external gain resistor can be connected to the LMP91002 between C1 and C2 pins. The gain is set through the I2C interface.

7.3.3 Control Amplifier

The control amplifier (A1 op amp in Functional Block Diagram) provides initial charge to the sensor. A1 has the capability to drive up to 10mA into the sensor in order to to provide a fast initial conditioning. A1 is able to sink and source current according to the connected gas sensor (reducing or oxidizing gas sensor). It can be powered down to reduce system power consumption. However powering down A1 is not recommended, as it may take a long time for the sensor to recover from this situation.

7.3.4 Internal Zero

The internal Zero is the voltage at the non-inverting pin of the TIA. The internal zero can be programmed to be either 67%, 50% or 20%, of the supply, or the external reference voltage. This provides both sufficient headroom for the counter electrode of the sensor to swing, in case of sudden changes in the gas concentration, and best use of the ADC’s full scale input range.

The Internal zero is provided through an internal voltage divider (Vref divider box in Functional Block Diagram). The divider is programmed through the I2C interface.

7.3.5 2-Lead Galvanic Cell in Potentiostat Configuration

When the LMP91002 is interfaced to a galvanic cell (for instance to an Oxygen gas sensor) referred to a reference, the Counter and the Reference pin of the LMP91002 are shorted together and connected to negative electrode of the galvanic cell. The positive electrode of the galvanic cell is then connected to the Working pin of the LMP91002.

The LMP91002 is then configured in 3-lead amperometric cell mode (as for amperometric cell). In this configuration the Control Amplifier (A1) is ON and provides the internal zero voltage. The transimpedance amplifier (TIA) is also ON, it converts the current generated by the gas sensor in a voltage, according to the transimpedance gain:

Gain= RTIA

If different gains are required, an external resistor can be connected between the pins C1 and C2. In this case the internal feedback resistor should be programmed to “external”.

LMP91002 30182584.gif Figure 12. Two-Lead Sensor Connections

7.4 Device Functional Modes

7.4.1 Timeout Feature

The timeout is a safety feature to avoid bus lockup situation. If SCL is stuck low for a time exceeding t_timeout, the LMP91002 will automatically reset its I2C interface. Also, in the case the LMP91002 hangs the SDA for a time exceeding t_timeout, the LMP91002’s I2C interface will be reset so that the SDA line will be released. Since the SDA is an open-drain with an external resistor pull-up, this also avoids high power consumption when LMP91002 is driving the bus and the SCL is stopped.

7.5 Programming

7.5.1 I2C Interface

The I2C compatible interface operates in Standard mode (100kHz). Pull-up resistors or current sources are required on the SCL and SDA pins to pull them high when they are not being driven low. A logic zero is transmitted by driving the output low. A logic high is transmitted by releasing the output and allowing it to be pulled-up externally. The appropriate pull-up resistor values will depend upon the total bus capacitance and operating speed. The LMP91002 comes with a 7 bit bus fixed address: 1001 000.

7.5.2 Write and Read Operation

In order to start any read or write operation with the LMP91002, MENB needs to be set low during the whole communication. Then the master generates a start condition by driving SDA from high to low while SCL is high. The start condition is always followed by a 7-bit slave address and a Read/Write bit. After these 8 bits have been transmitted by the master, SDA is released by the master and the LMP91002 either ACKs or NACKs the address. If the slave address matches, the LMP91002 ACKs the master. If the address doesn't match, the LMP91002 NACKs the master. For a write operation, the master follows the ACK by sending the 8-bit register address pointer. Then the LMP91002 ACKs the transfer by driving SDA low. Next, the master sends the 8-bit data to the LMP91002. Then the LMP91002 ACKs the transfer by driving SDA low. At this point the master should generate a stop condition and optionally set the MENB at logic high level (refer to Figure 15).

A read operation requires the LMP91002 address pointer to be set first, also in this case the master needs setting at low logic level the MENB, then the master needs to write to the device and set the address pointer before reading from the desired register. This type of read requires a start, the slave address, a write bit, the address pointer, a Repeated Start (if appropriate), the slave address, and a read bit (refer to Figure 15). Following this sequence, the LMP91002 sends out the 8-bit data of the register.

When just one LMP91002 is present on the I2C bus the MENB can be tied to ground (low logic level).

LMP91002 30182572.gif Figure 13. (a) Register Write Transaction
LMP91002 30182571.gif Figure 14. (b) Pointer Set Transaction
LMP91002 30182570.gif
(c) Register read transaction
Figure 15. READ and WRITE Transaction

7.5.3 Connection of More Than One LMP91002 to the I2C Bus

The LMP91002 comes out with a unique and fixed I2C slave address. It is still possible to connect more than one LMP91002 to an I2C bus and select each device using the MENB pin. The MENB simply enables/disables the I2C communication of the LMP91002. When the MENB is at logic level low all the I2C communication is enabled, it is disabled when MENB is at high logic level.

In a system based on a μcontroller and more than one LMP91002 connected to the I2C bus, the I2C lines (SDA and SCL) are shared, while the MENB of each LMP91002 is connected to a dedicate GPIO port of the μcontroller.

The μcontroller starts communication asserting one out of N MENB signals where N is the total number of LMP91002s connected to the I2C bus. Only the enabled device will acknowledge the I2C commands. After finishing communicating with this particular LMP91002, the microcontroller de-asserts the corresponding MENB and repeats the procedure for other LMP91002s. Figure 16 shows the typical connection when more than one LMP91002 is connected to the I2C bus.

LMP91002 30182581.gif Figure 16. More than one LMP91002 on I2C bus

7.6 Register Maps

The registers are used to configure the LMP91002.

If writing to a reserved bit, user must write only 0. Readback value is unspecified and should be discarded.

Table 1. Register Map

Offset Name Power on Default Access(1) Lockable? Section
00h STATUS 0x00 Read only N Go
01h LOCK 0x01 R/W N Go
02h through 09h RESERVED
10h TIACN 0x03 R/W Y Go
11h REFCN 0x20 R/W Y Go
12h MODECN 0x00 R/W N Go
13h through FFh RESERVED
(1) LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

7.6.1 STATUS Register (Offset = 00h)

Status Register. The status bit is an indication of the LMP91002's power-on status. If its readback is “0”, the LMP91002 is not ready to accept other I2C commands.

Figure 17. STATUS Register
7 6 5 4 3 2 1 0
Reserved STATUS
R R

Table 2. STATUS Register Field Descriptions

Bit Name Function
7-1 RESERVED
0 STATUS

Status of Device

0h = Not Ready (default)

1h = Ready

7.6.2 LOCK Register (Offset = 01h)

Protection Register. The lock bit enables and disables the writing of the TIACN and the REFCN registers. To change the content of the TIACN and the REFCN registers, the lock bit must be set to “0”.

Figure 18. LOCK Register
7 6 5 4 3 2 1 0
Reserved LOCK
R/W

Table 3. LOCK Register Field Descriptions

Bit Name Function
7-1 RESERVED
0 LOCK

Write protection

0h = Registers 0x10, 0x11 in write mode

1h = Registers 0x10, 0x11 in read only mode (default)

7.6.3 TIACN Register (Offset = 10h)

TIA Control Register. The parameters in the TIA control register allow the configuration of the transimpedance gain (RTIA).

Figure 19. TIACN Register
7 6 5 4 3 2 1 0
Reserved TIA_GAIN Reserved

Table 4. TIACN Register Field Descriptions

Bit Name Function
7-5 RESERVED RESERVED
4-2 TIA_GAIN

TIA feedback resistance selection

000h = External resistance (default)

001h = 2.75 kΩ

010h = 3.5 kΩ

011h = 7 kΩ

100h = 14 kΩ

101h = 35 kΩ

110h = 120 kΩ

111h = 350 kΩ

1-0 RESERVED RESERVED

7.6.4 REFCN Register (Offset = 11h)

Reference Control Register. The parameters in the Reference control register allow the configuration of the Internal zero, and reference source. When the reference source is external, the reference is provided by a reference voltage connected to the VREF pin. In this condition the internal zero is defined as a percentage of VREF voltage instead of the supply voltage.

Figure 20. REFCN Register
7 6 5 4 3 2 1 0
REF_SOURCE INT_Z Reserved DIAGNOSTIC

Table 5. REFCN Register Field Descriptions

BIT NAME FUNCTION
7 REF_SOURCE

Reference voltage source selection

0h = Internal (default)

1h = external

6-5 INT_Z

Internal zero selection (Percentage of the source reference)

00h = 20%

01h = 50% (default)

10h = 67%

4 RESERVED RESERVED
3-0 DIAGNOSTIC

Diagnostic step (Percentage of the source reference)

0000h = 0% (default)

0001h = 1%

7.6.5 MODECN Register (Offset = 12h)

Mode Control Register. The parameters in the mode register allow the configuration of the operation mode of the LMP91002.

Figure 21. MODECN Register
7 6 5 4 3 2 1 0
FET_SHORT Reserved OP_MODE

Table 6. MODECN Register Field Descriptions

BIT NAME FUNCTION
7 FET_SHORT

Shorting FET feature

0h = Disabled (default)

1h = Enabled

6-3 RESERVED RESERVED
2-0 OP_MODE

Mode of Operation selection

000h = Deep Sleep (default)

010h = Standby

011h = 3-lead amperometric cell