ZHCSD82C January   2015  – November 2017 LM26480-Q1

PRODUCTION DATA.  

  1. 1 特性
  2. 2 应用
  3. 3 说明
  4. 4 修订历史记录
  5. 5 Device Comparison Tables
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1  Absolute Maximum Ratings
    2. 7.2  ESD Ratings
    3. 7.3  Recommended Operating Conditions: Bucks
    4. 7.4  Thermal Information
    5. 7.5  General Electrical Characteristics
    6. 7.6  Low Dropout Regulators, LDO1 and LDO2
    7. 7.7  Buck Converters SW1, SW2
    8. 7.8  I/O Electrical Characteristics
    9. 7.9  Power-On Reset Threshold/Function (POR)
    10. 7.10 Typical Characteristics — LDO
    11. 7.11 Typical Characteristics — Buck 2.8 V to 5.5 V
    12. 7.12 Typical Characteristics — Bucks 1 and 2
    13. 7.13 Typical Characteristics — Buck 3.6 V
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 DC-DC Converters
        1. 8.3.1.1 Linear Low Dropout Regulators (LDOs)
          1. 8.3.1.1.1 No-Load Stability
        2. 8.3.1.2 SW1, SW2: Synchronous Step-Down Magnetic DC-DC Converters
          1. 8.3.1.2.1  Functional Description
          2. 8.3.1.2.2  Circuit Operation Description
          3. 8.3.1.2.3  PWM Operation
          4. 8.3.1.2.4  Internal Synchronous Rectification
          5. 8.3.1.2.5  Current Limiting
          6. 8.3.1.2.6  PFM Operation
          7. 8.3.1.2.7  SW1, SW2 Control
          8. 8.3.1.2.8  Shutdown Mode
          9. 8.3.1.2.9  Soft Start
          10. 8.3.1.2.10 Low Dropout Operation
          11. 8.3.1.2.11 Flexible Power-On Reset (Power Good with Delay)
          12. 8.3.1.2.12 Undervoltage Lockout
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 External Component Selection
      2. 9.1.2 Feedback Resistors for LDOs
    2. 9.2 Typical Application
      1. 9.2.1 Design Requirements
        1. 9.2.1.1 High VIN- High Load Operation
        2. 9.2.1.2 Junction Temperature
      2. 9.2.2 Detailed Design Procedure
        1. 9.2.2.1 Custom Design With WEBENCH® Tools
        2. 9.2.2.2 Output Inductors and Capacitors for SW1 AND SW2
          1. 9.2.2.2.1 Inductor Selection for SW1 and SW2
          2. 9.2.2.2.2 Suggested Inductors and Their Suppliers
        3. 9.2.2.3 Output Capacitor Selection for SW1 and SW2
        4. 9.2.2.4 Input Capacitor Selection for SW1 and SW2
        5. 9.2.2.5 LDO Capacitor Selection
          1. 9.2.2.5.1 Input Capacitor
          2. 9.2.2.5.2 Output Capacitor
          3. 9.2.2.5.3 Capacitor Characteristics
      3. 9.2.3 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12器件和文档支持
    1. 12.1 器件支持
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 文档支持
      1. 12.2.1 使用 WEBENCH® 工具创建定制设计
      2. 12.2.2 相关文档
    3. 12.3 接收文档更新通知
    4. 12.4 社区资源
    5. 12.5 商标
    6. 12.6 静电放电警告
    7. 12.7 Glossary
  13. 13机械、封装和可订购信息

封装选项

机械数据 (封装 | 引脚)
散热焊盘机械数据 (封装 | 引脚)
订购信息

6 Pin Configuration and Functions

RTW Package
24-Pin WQFN
Top View
LM26480-Q1 po_nvs543.gif

Pin Functions

PIN I/O TYPE(1) DESCRIPTION
NO. NAME
1 VINLDO12 I P Analog power for internal functions (VREF, BIAS, I2C, Logic)
2 SYNC I G/(D) Frequency synchronization pin, which allows the user to connect an external clock signal to synchronize the PMIC internal oscillator. Default OFF and must be grounded when not used.
3 NPOR O D nPOR Power on reset pin for both Buck1 and Buck 2. Open drain logic output 100-kΩ pullup resistor. nPOR is pulled to ground when the voltages on these supplies are not good. See Flexible Power-On Reset (Power Good with Delay) for more information.
4 GND_SW1 G G Buck1 NMOS power ground
5 SW1 O P Buck1 switcher output pin
6 VIN1 I P Power in from either DC source or battery to Buck1
7 ENSW1 I D Enable pin for Buck1 switcher, a logic HIGH enables Buck1. Pin cannot be left floating.
8 FB1 I A Buck1 input feedback terminal
9 GND_C G G Non-switching core ground pin
10 AVDD I P Analog Power for Buck converters
11 FB2 I A Buck2 input feedback terminal
12 ENSW2 I D Enable pin for Buck2 switcher, a logic HIGH enables Buck2. Pin cannot be left floating.
13 VIN2 I P Power in from either DC source or Battery to Buck2
14 SW2 O P Buck2 switcher output pin
15 GND_SW2 G G Buck2 NMOS
16 ENLDO2 I D LDO2 enable pin, a logic HIGH enables LDO2. Pin cannot be left floating.
17 ENLDO1 I D LDO1 enable pin, a logic HIGH enables LDO1. Pin cannot be left floating.
18 GND_L G G LDO ground
19 VINLDO1 I P Power in from either DC source or battery to LDO1
20 LDO1 O P LDO1 Output
21 FBL1 I A LDO1 feedback terminal
22 FBL2 I A LDO2 feedback terminal
23 LDO2 O P LDO output
24 VINLDO2 I P Power in from either DC source or battery to LDO2.
DAP DAP G G Connection is not necessary for electrical performance, but it is recommended for better thermal dissipation.
(1) A: Analog Pin, G: Ground Pin, P: Power Pin, I: Input Pin, O: Output Pin, D: Digital.