可提供此产品的更新版本
功能与比较器件相同但引脚有所不同
TPIC6B273
- Low rDS(on)...5 Typical
- Avalanche Energy ...30 mJ
- Eight Power DMOS-Transistor Outputs of
150-mA Continuous Current - 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage...50 V
- Low Power Consumption
The TPIC6B273 is a monolithic, high-voltage, medium-current, power logic octal D-type latch with DMOS-transistor outputs designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.
The TPIC6B273 contains eight positive-edge-
triggered D-type flip-flops with a direct clear input. Each flip-flop features an open-drain power DMOS-transistor output.
When clear (CLR\) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positive-
going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input (CLK) is at either the high or low level, the D input signal has no effect at the output. An asynchronous CLR\ is provided to turn all eight DMOS-transistor outputs off. When data is low for a given output, the DMOS-transistor output is off. When data is high, the DMOS-transistor output has sink-current capability.
Outputs are low-side, open-drain DMOS
transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at
TC = 25°C. The current limit decreases as the junction temperature increases for additional device protection.
The TPIC6B273 is characterized for operation over the operating case temperature range of -40°C to 125°C.
技术文档
类型 | 标题 | 下载最新的英语版本 | 日期 | |||
---|---|---|---|---|---|---|
* | 数据表 | Power Logic Octal D-Type Latch 数据表 | 1995年 7月 1日 |
设计和开发
如需其他信息或资源,请点击以下任一标题进入详情页面查看(如有)。
PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®
借助 PSpice for TI 的设计和仿真环境及其内置的模型库,您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案,然后再进行布局和制造,可缩短产品上市时间并降低开发成本。
在 PSpice for TI 设计和仿真工具中,您可以搜索 TI (...)
封装 | 引脚 | 下载 |
---|---|---|
PDIP (N) | 20 | 查看选项 |
SOIC (DW) | 20 | 查看选项 |
订购和质量
- RoHS
- REACH
- 器件标识
- 引脚镀层/焊球材料
- MSL 等级/回流焊峰值温度
- MTBF/时基故障估算
- 材料成分
- 鉴定摘要
- 持续可靠性监测
- 制造厂地点
- 封装厂地点