主页 时钟和计时 时钟缓冲器
主页
时钟和计时
时钟缓冲器

TLC2933A

正在供货

锁相环

立即订购
数据表

TLC2933A

正在供货
数据表 立即订购

产品详情

Function Zero-delay Output frequency (max) (MHz) 110 Number of outputs 2 Core supply voltage (V) 3.3, 5 Operating temperature range (°C) -20 to 75 Rating Catalog
Function Zero-delay Output frequency (max) (MHz) 110 Number of outputs 2 Core supply voltage (V) 3.3, 5 Operating temperature range (°C) -20 to 75 Rating Catalog
TSSOP (PW) 14 32 mm² 5 x 6.4
  • VCO (Voltage-Controlled Oscillator):
    • Complete Oscillator Using Only One External Bias Resistor (RBIAS)
    • Lock Frequency:
      • 30 MHz to 55 MHz (VDD = 3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 30 MHz to 60 MHz (VDD = 3.3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 43 MHz to 110 MHz (VDD = 5 V ±5%, TA = -20°C to 75°C, x1 Output)
    • Selectable Output Frequency
  • PFD (Phase Frequency Detector): High Speed, Edge-Triggered Detector with Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 Terminal)
  • CMOS Technology
  • Pin Compatible TLC2933IPW
  • VCO (Voltage-Controlled Oscillator):
    • Complete Oscillator Using Only One External Bias Resistor (RBIAS)
    • Lock Frequency:
      • 30 MHz to 55 MHz (VDD = 3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 30 MHz to 60 MHz (VDD = 3.3 V ±5%, TA = -20°C to 75°C, x1 Output)
      • 43 MHz to 110 MHz (VDD = 5 V ±5%, TA = -20°C to 75°C, x1 Output)
    • Selectable Output Frequency
  • PFD (Phase Frequency Detector): High Speed, Edge-Triggered Detector with Internal Charge Pump
  • Independent VCO, PFD Power-Down Mode
  • Thin Small-Outline Package (14 Terminal)
  • CMOS Technology
  • Pin Compatible TLC2933IPW

The TLC2933A is designed for phase-locked loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as power-down mode. Due to the TLC2933A high speed and stable oscillation capability, the TLC2933A is suitable for use as a high-performance PLL.

The TLC2933A is designed for phase-locked loop (PLL) systems and is composed of a voltage-controlled oscillator (VCO) and an edge-triggered type phase frequency detector (PFD). The oscillation frequency range of the VCO is set by an external bias resistor (RBIAS). The VCO has a 1/2 frequency divider at the output stage. The high speed PFD with internal charge pump detects the phase difference between the reference frequency input and signal frequency input from the external counter. Both the VCO and the PFD have inhibit functions, which can be used as power-down mode. Due to the TLC2933A high speed and stable oscillation capability, the TLC2933A is suitable for use as a high-performance PLL.
open-in-new 查找其他 时钟缓冲器
下载 观看带字幕的视频 视频

TI 不提供设计支持

TI 不会为该产品的新工程（例如新内容或软件更新）提供持续的设计支持。如可用，您将在产品文件夹中找到相关的配套资料、软件和工具。您也可以在 TI E2ETM 支持论坛中搜索已归档的信息。

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 1
类型 标题 下载最新的英语版本 日期
* 数据表 High Performance Phase Locked Loop 数据表 2005年 10月 10日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
发送申请
封装 引脚 下载
TSSOP (PW) 14 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

推荐产品可能包含与 TI 此产品相关的参数、评估模块或参考设计。

支持和培训

视频