主页 时钟和计时 时钟缓冲器
主页
时钟和计时
时钟缓冲器

CDC318A

正在供货

具有 I2C 控制接口的 1 线至 18 线时钟驱动器

立即订购
数据表

CDC318A

正在供货
数据表 立即订购

产品详情

Function Single-ended Output frequency (max) (MHz) 100 Number of outputs 18 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 250 Features I2C interface Operating temperature range (°C) 0 to 70 Rating Catalog Output type LVTTL Input type LVTTL
Function Single-ended Output frequency (max) (MHz) 100 Number of outputs 18 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 250 Features I2C interface Operating temperature range (°C) 0 to 70 Rating Catalog Output type LVTTL Input type LVTTL
SSOP (DL) 48 164.358 mm² 15.88 x 10.35
  • High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications
  • Output Skew, tsk(o), Less Than 250 ps
  • Pulse Skew, tsk(p), Less Than 500 ps
  • Supports up to Four Unbuffered SDRAM Dual Inline Memory Modules (DIMMs)
  • I2C Serial Interface Provides Individual Enable Control for Each Output
  • Operates at 3.3 V
  • Distributed VCC and Ground Pins Reduce Switching Noise
  • 100-MHz Operation
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
  • Packaged in 48-Pin Shrink Small Outline (DL) Package
  • High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM (SDRAM) Clock Buffering Applications
  • Output Skew, tsk(o), Less Than 250 ps
  • Pulse Skew, tsk(p), Less Than 500 ps
  • Supports up to Four Unbuffered SDRAM Dual Inline Memory Modules (DIMMs)
  • I2C Serial Interface Provides Individual Enable Control for Each Output
  • Operates at 3.3 V
  • Distributed VCC and Ground Pins Reduce Switching Noise
  • 100-MHz Operation
  • ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015
  • Packaged in 48-Pin Shrink Small Outline (DL) Package

The CDC318A is a high-performance clock buffer designed to distribute high-speed clocks in PC applications. This device distributes one input (A) to 18 outputs (Y) with minimum skew for clock distribution. The CDC318A operates from a 3.3-V power supply. It is characterized for operation from 0°C to 70°C.

This device has been designed with consideration for optimized EMI performance. Depending on the application layout, damping resistors in series to the clock outputs (like proposed in the PC100 specification) may not be needed in most cases.

The device provides a standard mode (100K-bits/s) I2C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I2C device address table. Both of the I2C inputs (SDATA and SCLOCK) are 5-V tolerant and provide integrated pullup resistors (typically 140 k).

Three 8-bit I2C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC318A provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.

The CDC318A is a high-performance clock buffer designed to distribute high-speed clocks in PC applications. This device distributes one input (A) to 18 outputs (Y) with minimum skew for clock distribution. The CDC318A operates from a 3.3-V power supply. It is characterized for operation from 0°C to 70°C.

This device has been designed with consideration for optimized EMI performance. Depending on the application layout, damping resistors in series to the clock outputs (like proposed in the PC100 specification) may not be needed in most cases.

The device provides a standard mode (100K-bits/s) I2C serial interface for device control. The implementation is as a slave/receiver. The device address is specified in the I2C device address table. Both of the I2C inputs (SDATA and SCLOCK) are 5-V tolerant and provide integrated pullup resistors (typically 140 k).

Three 8-bit I2C registers provide individual enable control for each of the outputs. All outputs default to enabled at powerup. Each output can be placed in a disabled mode with a low-level output when a low-level control bit is written to the control register. The registers are write only and must be accessed in sequential order (i.e., random access of the registers is not supported).

The CDC318A provides 3-state outputs for testing and debugging purposes. The outputs can be placed in a high-impedance state via the output-enable (OE) input. When OE is high, all outputs are in the operational state. When OE is low, the outputs are placed in a high-impedance state. OE provides an integrated pullup resistor.
open-in-new 查找其他 时钟缓冲器
下载 观看带字幕的视频 视频

技术文档

star =有关此产品的 TI 精选热门文档
未找到结果。请清除搜索并重试。
查看全部 1
类型 标题 下载最新的英语版本 日期
* 数据表 1-Line To 18-Line Clock Driver With I2C Control Interface 数据表 (Rev. A) 2002年 6月 7日

设计和开发

如需其他信息或资源，请点击以下任一标题进入详情页面查看（如有）。

仿真模型

CDC318A IBIS Model

SCAC010.ZIP (10 KB) - IBIS Model
下载
模拟工具

PSPICE-FOR-TI — 适用于 TI 设计和模拟工具的 PSpice®

PSpice® for TI 可提供帮助评估模拟电路功能的设计和仿真环境。此功能齐全的设计和仿真套件使用 Cadence® 的模拟分析引擎。PSpice for TI 可免费使用，包括业内超大的模型库之一，涵盖我们的模拟和电源产品系列以及精选的模拟行为模型。

借助 PSpice for TI 的设计和仿真环境及其内置的模型库，您可对复杂的混合信号设计进行仿真。创建完整的终端设备设计和原型解决方案，然后再进行布局和制造，可缩短产品上市时间并降低开发成本。

在 PSpice for TI 设计和仿真工具中，您可以搜索 TI (...)
发送申请
封装 引脚 下载
SSOP (DL) 48 查看选项
应遵守 TI 评估类商品的标准条款与条件。

订购和质量

包含信息：
  • RoHS
  • REACH
  • 器件标识
  • 引脚镀层/焊球材料
  • MSL 等级/回流焊峰值温度
  • MTBF/时基故障估算
  • 材料成分
  • 鉴定摘要
  • 持续可靠性监测
包含信息：
  • 制造厂地点
  • 封装厂地点

支持和培训

视频