SLAZ214H October   2012  – May 2021 MSP430F4481

 

  1. 1Functional Advisories
  2. 2Preprogrammed Software Advisories
  3. 3Debug Only Advisories
  4. 4Fixed by Compiler Advisories
  5. 5Nomenclature, Package Symbolization, and Revision Identification
    1. 5.1 Device Nomenclature
    2. 5.2 Package Markings
      1.      PZ100
    3. 5.3 Memory-Mapped Hardware Revision (TLV Structure)
  6. 6Advisory Descriptions
    1. 6.1  ADC9
    2. 6.2  ADC10
    3. 6.3  ADC13
    4. 6.4  ADC18
    5. 6.5  ADC25
    6. 6.6  CPU4
    7. 6.7  FLL3
    8. 6.8  MPY2
    9. 6.9  PORT3
    10. 6.10 TA12
    11. 6.11 TA16
    12. 6.12 TA21
    13. 6.13 TAB22
    14. 6.14 TB2
    15. 6.15 TB14
    16. 6.16 TB16
    17. 6.17 TB24
    18. 6.18 US13
    19. 6.19 US14
    20. 6.20 US15
    21. 6.21 WDG2
    22. 6.22 XOSC9
  7. 7Revision History

ADC9

ADC Module

Category

Functional

Function

Interrupt vector register

Description

If the ADC12 uses a different clock than the CPU (MCLK) and more than one ADC interrupt is enabled, the ADC12IV register content may be unpredictable for one clock cycle. This happens if, during the execution of an ADC interrupt, another ADC interrupt with higher priority occurs.

Workaround

- Read out ADC12IV twice and use only when values are equal.
or
- Use ADC12IFG to determine which interrupt has occurred.