Figure 9-2 2-Series Cell Configuration with Capacitor-Programmed Delay
Figure 9-3 3-Series Cell Configuration with Capacitor-Programmed Delay
Note:
In these application examples of 2 s and 3 s, an external pull-up resistor is required on the OUT terminal to configure for an Open Drain Active Low operation.