Get Your Clocks in Sync: Hardware Setup
00:02:30
|
2019 年 3 月 26 日
This video demonstrates DEV_CLK skew between two clock outputs of the clocking reference design and the analog channel to channel skew between 2 ADC12DJ3200EVMs
资源
此视频是该系列的一部分
-
适用于高速多通道应用的时钟解决方案
video-playlist (6 videos)