

What's Not in the Power MOSFET Data Sheet Part 2: Voltage-dependent Leakage Currents



John Wallace¹

In [part 1](#) of this series, I reviewed power metal-oxide semiconductor field-effect transistor (MOSFET) data sheets and explained what's in the data sheet and more importantly, what's not, while specifically looking at the temperature dependence of some key MOSFET parameters. In part 2, I'll focus on voltage-dependent leakage currents – the drain-to-source leakage (I_{DSS}) and the gate-to-source leakage (I_{GSS}).

Why leakage currents? There are two fundamental reasons why leakage currents are important when selecting a power MOSFET for your application. First, in electronic systems, there is a green campaign to reduce wasted power, especially when the system is operating in standby mode. And second, in battery-operated systems low leakage helps maximize both battery life for primary cells and the run time between charges for secondary cells.

MOSFET Leakage Currents

As shown in [Figure 1](#), the MOSFET data sheet for the CSD15380F3 specifies two leakage currents: I_{DSS} and I_{GSS} .

The screenshot shows the electrical characteristics table for the CSD15380F3 MOSFET. The table is titled '5.1 Electrical Characteristics' and includes a note that $T_A = 25^\circ\text{C}$ (unless otherwise stated). The table has columns for Parameter, Test Conditions, Min, Typ, Max, and Unit. The parameters listed are BV_{DSS} , I_{DSS} , I_{GSS} , $V_{GS(th)}$, $R_{DS(on)}$, and g_m .

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
STATIC CHARACTERISTICS						
BV_{DSS}	Drain-to-source voltage	$V_{GS} = 0\text{ V}, I_{DS} = 250\ \mu\text{A}$	20		V	
I_{DSS}	Drain-to-source leakage current	$V_{GS} = 0\text{ V}, V_{DS} = 16\text{ V}$		50	nA	
I_{GSS}	Gate-to-source leakage current	$V_{DS} = 0\text{ V}, V_{GS} = 10\text{ V}$		25	nA	
$V_{GS(th)}$	Gate-to-source threshold voltage	$V_{DS} = V_{GS}, I_{DS} = 2.5\ \mu\text{A}$	0.85	1.10	1.35	V
$R_{DS(on)}$	Drain-to-source on-resistance	$V_{GS} = 2.5\text{ V}, I_{DS} = 0.1\text{ A}$		2220	4000	m Ω
		$V_{GS} = 4.5\text{ V}, I_{DS} = 0.1\text{ A}$		1170	1460	
g_m	Transconductance	$V_{GS} = 8\text{ V}, I_{DS} = 0.1\text{ A}$		960	1190	S
		$V_{GS} = 2\text{ V}, I_{DS} = 0.1\text{ A}$		0.64		

Figure 1. Leakage Current Specifications from the CSD15380F3 Data Sheet

The maximum leakage is specified at one voltage: I_{DSS} at 80% of BV_{DSS} ($V_{GS} = 0\text{ V}$) and I_{GSS} at the absolute maximum V_{GS} ($V_{DS} = 0\text{ V}$). I'm often asked how these parameters vary with voltage, and the answer depends not only on the applied voltage but also on the gate electrostatic discharge (ESD) structure, as detailed in the technical article, "[What type of ESD protection does your MOSFET include?](#)" As a refresher, the three types of ESD protection used in TI MOSFETs are none (lowest leakage), single-ended (lowest leakage) and back-to-back (highest leakage).

I_{GSS} Current

In this section, I'll present graphs showing I_{GSS} variation with voltage for several TI N- and P-channel NexFET™ power MOSFETs with the three types of gate ESD protection. These are typical curves for design guidance only and not a guarantee of performance. TI only guarantees leakage as specified in the MOSFET data sheet.

[Figure 2](#) shows sweeps of I_{GSS} vs. V_{GS} for a 30-V N-channel FET (NFET) and a -20-V P-channel FET (PFET) that have no gate ESD protection. The leakage is relatively flat until V_{GS} gets close to its positive and negative absolute maximum limits.




Figure 2. I_{GSS} Vs. v_{GS} With No ESD Protection: 30-v NFET (a); and -20-v PFET (b)

Figure 3 shows I_{GSS} for a 20-V N-channel FET and a -20-V P-channel FET with a single-ended gate ESD protection structure. The leakage current increases exponentially when the gate ESD diode becomes forward-biased. If this is likely to occur in an application, then you must use an external gate resistor to limit the current and prevent damage to the MOSFET.




Figure 3. I_{GSS} vs. V_{GS} with single-ended ESD protection: 20-V NFET (a); and -20-V PFET (b)

The plots in Figure 4 display I_{GSS} for a 60-V NFET and a -8-V PFET with a back-to-back gate ESD protection structure. These devices display a symmetric leakage characteristic around $V_{GS} = 0$ V because of the back-to-back gate ESD diodes.




Figure 4. I_{GSS} vs. V_{GS} with back-to-back ESD protection: 60-V NFET (a); and -8-V PFET (b)

I_{DSS} Current

The other MOSFET leakage current, I_{DSS}, is from drain-to-source when the FET is off. The next several graphs show I_{DSS} vs. V_{DS} for TI NFETs and PFETs with the three types of ESD protection. These are typical curves for design guidance only and not a guarantee of performance. TI only guarantees leakage as specified in the MOSFET data sheet.

Figure 5 plots I_{DSS} for a 30-V NFET and a –20-V PFET with no ESD protection.




Figure 5. I_{DSS} Vs. v_{DS} With No ESD Protection: 30-v NFET (a); and –20-v PFET (b)

Figure 6 shows I_{DSS} for a 20-V N-channel MOSFET and a –20-V P-channel FET, with a single-ended gate ESD protection diode.




Figure 6. I_{DSS} Vs. v_{DS} With Single-ended ESD Protection: 20-v NFET (a); and –20-v PFET (b)

The plots in Figure 7 display I_{DSS} for a 12-V N-channel MOSFET and a –20-V P-channel MOSFET with the back-to-back gate ESD protection structure.




Figure 7. I_{DSS} Vs. v_{DS} With Back-to-back ESD Protection: 12-v NFET (a); and –20-v PFET (b)

Conclusion

I hope that the typical curves of I_{GSS} current and I_{GSS} vs. V_{GS} , and I_{DSS} current and I_{DSS} vs. V_{DS} will help you understand how MOSFET leakage currents vary with voltage. TI specifies and tests the maximum leakage currents at the conditions in the Electrical Characteristics data sheet. As a reminder, always use the data-sheet limits when designing with TI FETs, and if you don't see it in the data sheet, request it from your FET vendor.

Additional Resources

- Visit the [TI MOSFET support and training center](#).
- Check out these technical articles
 - [“What type of ESD protection does your MOSFET include?”](#)
 - [“What's not in the power MOSFET data sheet, part 1: temperature dependency”](#)

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025