

TPD4E004 4-Channel ESD-Protection Array For High-Speed Data Interfaces

1 Features

- IEC 61000-4-2 ESD protection:
 - ±8-kV IEC 61000-4-2 Contact Discharge
 - ±12-kV IEC 61000-4-2 Air-Gap Discharge
- ANSI/ESDA/JEDEC JS-001:
 - ±15-kV Human Body Model (HBM)
- Low 1.6-pF input capacitance
- 0.9-V to 5.5-V supply voltage range
- 4-channel device
- Space-saving SON (DRY) package

2 Applications

- [USB](#)
- Ethernet
- FireWire™
- [Videos](#)
- [Cell phones](#)
- SVGA video connections
- [Glucose meters](#)

3 Description


The TPD4E004 is a low-capacitance transient voltage suppression (TVS) device. TPD4E004 is designed to protect sensitive electronics attached to communication lines from electrostatic discharge (ESD). Each of the four channels consists of a pair of diodes that steer ESD current pulses to V_{CC} or GND. The TPD4E004 protects against ESD pulses up to ±15-kV Human-Body Model (HBM) and, as specified in IEC 61000-4-2, ±8-kV contact discharge and ±12-kV air-gap Discharge. This device has 1.6-pF of capacitance per channel, making it ideal for use in high-speed data IO interfaces.

The TPD4E004 is a quad-ESD structure designed for USB, Ethernet™, and other high-speed applications.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPD4E004	DRY (SON, 6)	1.45 mm × 1 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Application Schematic



Table of Contents

1 Features	1	8 Application and Implementation	8
2 Applications	1	8.1 Application Information.....	8
3 Description	1	8.2 Typical Application.....	8
4 Revision History	2	9 Power Supply Recommendations	9
5 Pin Configuration and Functions	3	10 Layout	10
6 Specifications	4	10.1 Layout Guidelines.....	10
6.1 Absolute Maximum Ratings.....	4	10.2 Layout Example.....	10
6.2 ESD Ratings.....	4	11 Device and Documentation Support	11
6.3 Recommended Operating Conditions.....	4	11.1 Documentation Support.....	11
6.4 Thermal Information.....	4	11.2 Receiving Notification of Documentation Updates..	11
6.5 Electrical Characteristics.....	5	11.3 Support Resources.....	11
6.6 Typical Characteristics.....	6	11.4 Trademarks.....	11
7 Detailed Description	7	11.5 Electrostatic Discharge Caution.....	11
7.1 Overview.....	7	11.6 Glossary.....	11
7.2 Functional Block Diagram.....	7	12 Mechanical, Packaging, and Orderable	
7.3 Feature Description.....	7	Information	11
7.4 Device Functional Modes.....	7		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (March 2016) to Revision C (July 2023)	Page
• Updated the <i>Package Information</i> table to include package size.....	1
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	1
• Updated the <i>Overview</i> section to include IEC 61000-4-2 international standard Level 3.....	7

Changes from Revision A (February 2008) to Revision B (March 2016)	Page
• Added <i>Device Information</i> table, <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical , Packaging, and Orderable Information</i> section.	1
• Deleted the ordering information	1

5 Pin Configuration and Functions




Figure 5-1. DRY Package, 6-Pin SON (Top View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
IO1	1	IO	ESD-protected channel
IO2	2	IO	ESD-protected channel
GND	3	GND	Ground
IO3	4	IO	ESD-protected channel
IO4	5	IO	ESD-protected channel
V _{CC}	6	PWR	Power-supply input

(1) I = input, O = outputs, GND = ground, PWR = power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.3	5.5	V
V _{IO}	Input/output voltage	-0.3	V _{CC} + 0.3	V
	Bump temperature (soldering)	Infrared (15 s)	220	°C
		Vapor phase (60 s)	215	
	Lead temperature (soldering, 10 s)		300	°C
T _J	Junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001	±15000	V	
		IEC 61000-4-2	Contact Discharge		±8000
			Air-Gap Discharge		±12000

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
T _A	Operating free-air temperature	-40	85	°C
V _{CC}	Operating voltage for pin V _{CC}	0.9	5.5	V
V _{IO}	Operating voltage for pins IO1, IO2, IO3, and IO4	0	Minimum of: (5.8, V _{CC})	V

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPD4E004	UNIT
		DRY (SON)	
		6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	414.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	258.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	251.6	°C/W
ψ _{JT}	Junction-to-top characterization parameter	70.6	°C/W
ψ _{JB}	Junction-to-board characterization parameter	248.2	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

$V_{CC} = 0.9\text{ V to }5.5\text{ V}$, $T_A = T_{MIN}$ to T_{MAX} (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V_{CC}	Supply voltage		0.9		5.5	V
I_{CC}	Supply current				500	nA
V_F	Diode forward voltage	$I_F = 1\text{ mA}$		0.8		V
I_I	Channel leakage current			± 1		nA
V_{BR}	Break-down voltage	$I_I = 10\text{ }\mu\text{A}$	6		8	V
$C_{I/O}$	Channel input capacitance	$V_{CC} = 5\text{ V}$, Bias of $V_{CC}/2$, $f = 10\text{ MHz}$		1.6	2	pF

(1) Typical values are at $V_{CC} = 5\text{ V}$ and $T_A = 25^\circ\text{C}$.

6.6 Typical Characteristics




Figure 6-1. Forward Diode Voltage (Upper Clamp Diode) ($V_{CC} = 0$ V, DC Sweep Across the IO Pin)




Figure 6-2. Leakage Current vs Temperature ($V_{IO} = 2.5$ V)




Figure 6-3. Reverse Diode Curve Current IO to GND ($V_{CC} = \text{Open}$)





Figure 6-4. IO Capacitance vs Input Voltage ($V_{CC} = 5$ V)

7 Detailed Description

7.1 Overview

The TPD4E004 is a four-channel TVS protection diode array. The TPD4E004 is rated to dissipate contact ESD strikes of ± 8 -kV contact and ± 12 -kV air-gap, meeting Level 3 as specified in the IEC 61000-4-2 international standard. This device has a 1.6-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces.

7.2 Functional Block Diagram



7.3 Feature Description

TPD4E004 is a TVS which provides ESD protection for up to four channels, withstanding up to ± 8 -kV contact and ± 12 -kV air-gap ESD per IEC 61000-4-2. The monolithic technology yields exceptionally small variations in capacitance between any IO pin of TPD4E004. The small footprint is ideal for applications where space-saving designs are important.

7.4 Device Functional Modes

The TPD4E004 device is a passive integrated circuit that triggers when voltages are above V_{BR} or below the diodes V_F of approximately -0.3 V. During ESD events, voltages as high as ± 8 -kV contact and ± 12 -kV air-gap ESD can be directed to ground through the internal diodes. Once the voltages on the protected line fall below the trigger levels of TPD4E004 (usually within 10's of nano-seconds) the device reverts back to its high-impedance state.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

TPD4E004 is a diode array type TVS which is typically used to provide a path to ground for dissipating ESD events on hi-speed signal lines between a human interface connector and a system. As the current from ESD passes through the TVS, only a small voltage drop is present across the diode. This is the voltage presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage, V_{CLAMP} , to a tolerable level for the protected IC.

8.2 Typical Application




Figure 8-1. Application Schematic

8.2.1 Design Requirements

For this design example, a single TPD4E004 is used to protect all the pins of two USB2.0 connectors. Table 8-1 lists the design parameters for the USB application.

Table 8-1. Design Parameters

DESIGN PARAMETER	VALUE
Signal range on IO1, IO2, IO3, and IO4	0 V to 3.6 V
Signal voltage range on V_{CC}	0 V to 5.5 V
Operating Frequency	240 MHz

8.2.2 Detailed Design Procedure

When placed near the USB connectors, the TPD4E004 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD4E004 is designed so that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, see the following layout and design guidelines should be followed:

1. Place the TPD4E004 solution close to the connectors. This allows the TPD4E004 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.
2. Place a 0.1- μ F capacitor very close to the V_{CC} pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.
3. Ensure that there is enough metallization for the V_{CC} and GND loop. During normal operation, the TPD4E004 consumes nA leakage current. But during the ESD event, V_{CC} and GND may see 15-A to 30-A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.
4. Leave the unused IO pins floating. In this example of protecting two USB ports, none of the IO pins will be left unused.
5. The V_{CC} pin can be connected in two different ways:
 - a. If the V_{CC} pin is connected to the system power supply, the TPD4E004 works as a transient suppressor for any signal swing above $V_{CC} + V_F$. A 0.1- μ F capacitor on the device V_{CC} pin is recommended for ESD bypass.
 - b. If the V_{CC} pin is not connected to the system power supply, the TPD4E004 can tolerate higher signal swing in the range up to 5.8 V. Please note that a 0.1- μ F capacitor is still recommended at the V_{CC} pin for ESD bypass.

8.2.3 Application Curves

Figure 8-2 is a capture of the voltage clamping waveform of TPD4E004 during an +8-kV Contact IEC 61000-4-2 ESD strike.




Figure 8-2. IEC ESD Clamping Waveforms +8-kV Contact

9 Power Supply Recommendations


This device is a passive ESD protection device so there is no need to power it. Make sure that the maximum voltage specifications for each pin are not violated.

10 Layout

10.1 Layout Guidelines

- The optimum placement is as close to the connector as possible.
 - EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures.
 - The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.
- Route the protected traces as straight as possible.
- Eliminate any sharp corners on the protected traces between the TVS and the connector by using rounded corners with the largest radii possible.
 - Electric fields tend to build up on corners, increasing EMI coupling.

10.2 Layout Example



Legend







 VIA to Internal GND Plane	 VIA to Internal V _{BUS} Plane
 Pin to GND	 Signal VIA in SMD Pad
 Layer 1 Routing	 Layer 2 Routing

Figure 10-1. TPD4E004 Layout Example

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Reading and Understanding an ESD Protection Data Sheet](#)
- Texas Instruments, [ESD Protection Layout Guide](#)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](#). Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

11.4 Trademarks

FireWire™ is a trademark of Apple Inc..

Ethernet™ is a trademark of Xerox Corporation.

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPD4E004DRYR	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2P
TPD4E004DRYR.A	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2P
TPD4E004DRYR.B	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2P
TPD4E004DRYRG4	Active	Production	SON (DRY) 6	5000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2P

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E004DRYR	SON	DRY	6	5000	180.0	9.5	1.2	1.65	0.7	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4E004DRYR	SON	DRY	6	5000	189.0	185.0	36.0

GENERIC PACKAGE VIEW

DRY 6

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4207181/G

DRY0006A



PACKAGE OUTLINE

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4222894/A 01/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
1:1 RATIO WITH PKG SOLDER PADS
EXPOSED METAL SHOWN
SCALE:40X



SOLDER MASK DETAILS

4222894/A 01/2018

NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slue271).

EXAMPLE STENCIL DESIGN

DRY0006A

USON - 0.6 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.075 - 0.1 mm THICK STENCIL
SCALE:40X

4222894/A 01/2018

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025