

# ADS921x Dual, Simultaneous-Sampling, 18-Bit, 20MSPS SAR ADC With Fully Differential ADC Input Driver

## 1 Features

- High-speed and low-power:
  - ADS9219: 20MSPS/ch, 230mW/ch
  - ADS9218: 10MSPS/ch, 146mW/ch
  - ADS9217: 5MSPS/ch, 95mW/ch
- 2-channel, simultaneous sampling
- Feature integration:
  - Integrated ADC driver
  - Integrated precision reference
  - Common-mode voltage output buffer
- High performance:
  - 18-bit no-missing-codes
  - INL:  $\pm 1$ LSB, DNL:  $\pm 0.75$ LSB
  - SNR: 95.5dB and 104.5dB SNR with OSR = 16
- Wide input bandwidth ( $-3$ dB):
  - ADS9219 and ADS9218: 90MHz
  - ADS9217: 45MHz
- Serial LVDS interface:
  - SDR and DDR output modes
  - Synchronous clock and data output
- Extended operating range:  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$

## 2 Applications

- [Power analyzers](#)
- [Source measurement units \(SMU\)](#)
- [Marine equipment](#)
- [Servo drive position feedback](#)
- [DC power supplies, AC sources, electronic loads](#)

## 3 Description

The ADS921x is a family of 18-bit, high-speed, dual-channel, simultaneous-sampling, analog-to-digital converters (ADCs) with an integrated driver for the ADC inputs. The integrated ADC driver simplifies the signal chain, reduces power consumption for precision applications, and supports high-frequency signals beyond 1MHz. By not requiring an external decoupling capacitor, the integrated ADC reference buffer is optimized for wide bandwidth applications.


The ADS921x uses a serial LVDS (SLVDS) data interface that enables high-speed digital communication while minimizing digital switching noise. Read the dual-channel ADC data using separate SLVDS outputs per ADC channel or one SLVDS output for both ADC channels.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
ADS9217	RHA (VQFN, 40)	6mm × 6mm
ADS9218	RHA (VQFN, 40)	6mm × 6mm
ADS9219	RHA (VQFN, 40)	6mm × 6mm

(1) For more information, see the [Mechanical, Packaging, and Orderable Information](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Device Block Diagram



## Table of Contents

<b>1 Features</b> .....	1	7.4 Device Functional Modes.....	31
<b>2 Applications</b> .....	1	7.5 Programming.....	32
<b>3 Description</b> .....	1	<b>8 Register Map</b> .....	36
<b>4 Device Comparison Table</b> .....	3	8.1 Register Bank 0.....	36
<b>5 Pin Configuration and Functions</b> .....	4	8.2 Register Bank 1 .....	39
<b>6 Specifications</b> .....	6	8.3 Register Bank 2.....	54
6.1 Absolute Maximum Ratings.....	6	<b>9 Application and Implementation</b> .....	55
6.2 ESD Ratings.....	6	9.1 Application Information.....	55
6.3 Thermal Information.....	6	9.2 Typical Applications.....	55
6.4 Recommended Operating Conditions.....	7	9.3 Power Supply Recommendations.....	60
6.5 Electrical Characteristics.....	8	9.4 Layout.....	61
6.6 Timing Requirements.....	10	<b>10 Device and Documentation Support</b> .....	62
6.7 Switching Characteristics.....	11	10.1 Documentation Support.....	62
6.8 Timing Diagrams.....	12	10.2 Receiving Notification of Documentation Updates..	62
6.9 Typical Characteristics: All Devices.....	15	10.3 Support Resources.....	62
6.10 Typical Characteristics: ADS9219.....	17	10.4 Trademarks.....	62
6.11 Typical Characteristics: ADS9218.....	18	10.5 Electrostatic Discharge Caution.....	62
6.12 Typical Characteristics: ADS9217.....	19	10.6 Glossary.....	62
<b>7 Detailed Description</b> .....	20	<b>11 Revision History</b> .....	63
7.1 Overview.....	20	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	63
7.2 Functional Block Diagram.....	20	12.1 Mechanical Data.....	64
7.3 Feature Description.....	21		

## 4 Device Comparison Table

PART NUMBER	CHANNELS	RESOLUTION	SPEED
<a href="#">ADS9219</a>	2	18	20MSPS
<a href="#">ADS9218</a>			10MSPS
<a href="#">ADS9217</a>			5MSPS
<a href="#">ADS9229</a>		16	20MSPS
<a href="#">ADS9228</a>			10MSPS
<a href="#">ADS9227</a>			5MSPS
<a href="#">ADS9119</a>	1	18	20MSPS
<a href="#">ADS9118</a>			10MSPS
<a href="#">ADS9117</a>			5MSPS
<a href="#">ADS9129</a>		16	20MSPS
<a href="#">ADS9128</a>			10MSPS
<a href="#">ADS9127</a>			5MSPS

## 5 Pin Configuration and Functions




Figure 5-1. RHA Package, 6mm × 6mm, 40-Pin VQFN (Top View)

### Pin Functions

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
AINAM	4	I	Negative analog input for ADC A.
AINAP	3	I	Positive analog input for ADC A.
AINBM	8	I	Negative analog input for ADC B.
AINBP	7	I	Positive analog input for ADC B.
AVDD_5V	1, 10	P	5V analog power-supply pin.
$\overline{CS}$	17	I	Chip-select input pin for the configuration interface; active low.
DCLKM	23	O	Negative differential data clock output. Connect a 100Ω resistor between DCLKP and DCLKM close to the receiver.
DCLKP	24	O	Positive differential data clock output. Connect a 100Ω resistor between DCLKP and DCLKM close to the receiver.
DOUTAM	27	O	Negative differential data output. Connect a 100Ω resistor between DOUTAP and DOUTAM close to the receiver. Transmits ADC A data in 2-lane mode. Transmits ADC A and ADC B data in 1-lane mode.
DOUTAP	28	O	Positive differential data output corresponding to ADC A. Connect a 100Ω resistor between DOUTAP and DOUTAM close to the receiver. Transmits ADC A data in 2-lane mode. Transmits ADC A and ADC B data in 1-lane mode.

**Pin Functions (continued)**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION
NAME	NO.		
DOUTBM	25	O	Negative differential data output corresponding to ADC B in 2-lane mode. Connect a 100Ω resistor between DOUTBP and DOUTBM close to the receiver. Unused in 1-lane mode.
DOUTBP	26	O	Positive differential data output corresponding to ADC B in 2-lane mode. Connect a 100Ω resistor between DOUTBP and DOUTBM close to the receiver. Unused in 1-lane mode.
FCLKM	29	O	Negative differential data frame clock output. Connect a 100Ω resistor between FCLKP and FCLKM close to the receiver.
FCLKP	30	O	Positive differential data frame clock output. Connect a 100Ω resistor between FCLKP and FCLKM close to the receiver.
GND	2, 9, 12, 15, 34, 38	P	Ground.
PWDN	22	I	Power-down control; active low. Connect to VDD_1V8 if unused.
REFIO	39	I/O	Internal reference voltage output. External reference voltage input. Connect a 10μF decoupling capacitor to REFM.
REFM	6, 11, 40	P	Reference ground. Connect to GND.
RESET	21	I	Reset input; active low. Connect to VDD_1V8 if unused.
SCLK	18	I	Serial clock input for the configuration interface.
SDI / EXTREF	19	I	SDI is a multifunction logic input; pin function is determined by the SPI_EN pin. SDI has an internal 100kΩ pulldown resistor to GND. SPI_EN = 0b: SDI is the logic input to select between the internal or external reference. Connect SDI to GND for the external reference. Connect SDI to VDD_1V8 for the internal reference. SPI_EN = 1b: Serial data input for the configuration interface
SDO	20	O	Serial data output for the configuration interface.
SMPL_CLKM	31	I	ADC sampling clock input. Negative differential input for the LVDS sampling clock. Connect this pin to GND for the CMOS sampling clock.
SMPL_CLKP	32	I	ADC sampling clock input. Positive differential input for the LVDS sampling clock. Clock input for the CMOS sampling clock.
SMPL_SYNC	33	I	Synchronization input for internal averaging filter. Connect to GND if unused. See the <a href="#">Synchronizing Multiple ADCs</a> section on how to use the SMPL_SYNC pin.
SPI_EN	16	I	Control to enable configuration of the SPI interface; active high. Connect a pullup resistor to VDD_1V8 to keep the configuration interface enabled. Connect to GND if SPI configuration is unused. When SPI_EN = 0, select the reference voltage with the SDI/EXTREF pin.
Thermal Pad	—	P	Exposed thermal pad. Connect to GND.
VCMOUT	5	O	Common-mode voltage output. Use VCMOUT to set the common-mode voltage at the ADC inputs. Connect a 1μF decoupling capacitor to GND.
VDD_1V8	13, 14, 35, 36, 37	P	1.8V power-supply. Connect 1μF and 0.1μF decoupling capacitors to GND.

(1) I = input, O = output, I/O = input or output, G = ground, P = power.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
VDD_1V8 to GND	-0.3	2.1	V
AVDD_5V to GND	-0.3	5.5	V
AINAP, AINAM, AINBP, and AINBM to GND	GND - 0.3	AVDD_5V + 0.3	V
REFIO to REFM	REFM - 0.3	AVDD_5V + 0.3	V
Digital inputs to GND	GND - 0.3	VDD_1V8 + 0.3	V
REFM to GND	-0.3	0.3	V
Input current to any pin except supply pins <sup>(2)</sup>	-10	10	mA
Junction temperature, T <sub>J</sub>	-40	150	°C
Storage temperature, T <sub>stg</sub>	-60	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.
- (2) Pin current must be limited to 10 mA or less.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, analog input pins AINAP, AINAM, AINBP, and AINBM <sup>(1)</sup>	±2000
		Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all other pins <sup>(1)</sup>	±1000
		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins <sup>(2)</sup>	±500

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Thermal Information

THERMAL METRIC <sup>(1)</sup>		ADS921x	UNIT
		RHA (VQFN)	
		40 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	25.8	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	13.3	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	7.5	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.1	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	7.4	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

## 6.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>POWER SUPPLY</b>						
AVDD_5V	Power supply	AVDD_5V to GND	4.75	5	5.25	V
VDD_1V8	Power supply	VDD_1V8 to GND	1.75	1.8	1.85	V
<b>REFERENCE VOLTAGE</b>						
V <sub>REF</sub>	Reference voltage to the ADC	External reference	4.076	4.096	4.116	V
<b>ANALOG INPUTS</b>						
V <sub>IN</sub>	Absolute input voltage	AINx <sup>(1)</sup> to GND	V <sub>CM</sub> – 1.6		V <sub>CM</sub> + 1.6	V
FSR	Full-scale input range	(AINAP – AINAM) and (AINBP – AINBM)	–3.2		3.2	V
V <sub>CM</sub>	Common-mode input range <sup>(2)</sup>	(AINAP + AINAM) / 2 and (AINBP + AINBM) / 2	V <sub>CMOUT</sub> – 0.07		V <sub>CMOUT</sub> + 0.07	V
<b>TEMPERATURE RANGE</b>						
T <sub>A</sub>	Ambient temperature		–40	25	125	°C

- (1) AINx refers to analog inputs AINAP, AINAM, AINBP, and AINBM.  
(2) ADC channel is powered down if the input common-mode voltage exceeds specifications.

## 6.5 Electrical Characteristics

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, internal V<sub>REF</sub> = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; typical values at T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ANALOG INPUTS</b>						
I <sub>B</sub>	Input bias current			0.1		nA
	Input bias current thermal drift	T <sub>A</sub> = 0°C to 70°C		0.02		nA/°C
		T <sub>A</sub> = –40°C to 125°C		0.1		
<b>DC PERFORMANCE</b>						
	Resolution	No missing codes		18		Bits
DNL	Differential nonlinearity		–0.9	±0.4	0.9	LSB
INL	Integral nonlinearity	T <sub>A</sub> = 0°C to 70°C, all devices	–1.125	±0.8	1.125	LSB
		T <sub>A</sub> = –40°C to 125°C, all devices	–1.9	±0.8	1.9	LSB
V <sub>(OS)</sub>	Input offset error <sup>(1)</sup>			±40		LSB
dV <sub>OS</sub> /dT	Input offset error thermal drift <sup>(1)</sup>			0.25	1	ppm/°C
G <sub>E</sub>	Gain error <sup>(1)</sup>		–0.05	±0.01	0.05	%FSR
dG <sub>E</sub> /dT	Gain error thermal drift <sup>(1)</sup>			0.5	2	ppm/°C
<b>AC PERFORMANCE</b>						
SINAD	Signal-to-noise + distortion ratio	f <sub>IN</sub> = 2kHz	93	95.4		dB
		f <sub>IN</sub> = 1MHz		94.3		
SNR	Signal-to-noise ratio	f <sub>IN</sub> = 2kHz	93.3	95.5		dBFS
		f <sub>IN</sub> = 1MHz		94.9		
THD	Total harmonic distortion	f <sub>IN</sub> = 2kHz, ADS9217 and ADS9218		–120		dB
		f <sub>IN</sub> = 2kHz, ADS9219 at 20MSPS		–118		
		f <sub>IN</sub> = 1MHz, all devices		–104		
SFDR	Spurious-free dynamic range	f <sub>IN</sub> = 2kHz		118		dB
		f <sub>IN</sub> = 1MHz		104		
	Isolation crosstalk	f <sub>IN</sub> = 2kHz		120		dB
	Aperture jitter	Single-ended CMOS clock on SMPL_CLKP		0.3		pSRMS
		Differential LVDS sampling clock		0.8		
BW	Input Bandwidth (–3dB)	ADS9219		90		MHz
		ADS9218		90		
		ADS9217		45		
<b>INTERNAL REFERENCE</b>						
V <sub>REF</sub> <sup>(2)</sup>	Voltage on REFIO pin (configured as output)	1μF capacitor on REFIO pin, T <sub>A</sub> = 25°C	4.092	4.096	4.1	V
	Reference temperature drift			6	20	ppm/°C
<b>COMMON-MODE OUTPUT BUFFER</b>						
V <sub>CMOUT</sub>	Common-mode output voltage	ADS9219	2.2	2.460	2.65	V
		ADS9218	2.2	2.410	2.65	
		ADS9217	2.2	2.385	2.65	
	Output current drive		0		5	μA



## 6.5 Electrical Characteristics (continued)

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, internal V<sub>REF</sub> = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; typical values at T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>LVDS RECEIVER (SMPL_CLK)</b>						
V <sub>TH</sub>	High-level input voltage (P – M)	AC coupled	100			mV
		DC coupled	300			
V <sub>TL</sub>	Low-level input voltage (P – M)	AC coupled			–100	mV
		DC coupled			–300	
V <sub>ICM</sub>	Input common-mode voltage		0.5	1.2	1.4	V
<b>LVDS OUTPUT (CLKOUT, DOUTA, and DOUTB)</b>						
V <sub>ODIFF</sub>	Differential output voltage	R <sub>L</sub> = 100Ω	200	350	500	mV
V <sub>OCM</sub>	Output common-mode voltage	R <sub>L</sub> = 100Ω	0.88	1.1	1.32	V
<b>CMOS INPUTS (<math>\overline{CS}</math>, SCLK, and SDI)</b>						
V <sub>IL</sub>	Input low logic level		–0.1		0.5	V
V <sub>IH</sub>	Input high logic level		1.3		VDD_1V8	V
<b>CMOS OUTPUT (SDO)</b>						
V <sub>OL</sub>	Output low logic level	I <sub>OL</sub> = 200μA sink	0		0.4	V
V <sub>OH</sub>	Output high logic level	I <sub>OH</sub> = 200μA source	1.4		VDD_1V8	V
<b>POWER SUPPLY</b>						
I <sub>AVDD_5V</sub>	Supply current from AVDD_5V	At 20MSPS throughput (ADS9219)		55	59	mA
		At 10MSPS throughput (ADS9218)		33	40	
		At 5MSPS throughput (ADS9217)		20	24	
		Power-down			2	
I <sub>VDD_1V8</sub>	Supply current from VDD_1V8	At 20MSPS throughput (ADS9219)		103	110	mA
		At 10MSPS throughput (ADS9218)		70.5	89	
		At 5MSPS throughput (ADS9217)		50	66	
		Power-down			2	

- (1) These specifications include full temperature range variation but not the error contribution from internal reference.
- (2) Does not include the variation in voltage resulting from solder shift effects.

## 6.6 Timing Requirements

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, internal V<sub>REF</sub> = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; typical values at T<sub>A</sub> = 25°C

		MIN	MAX	UNIT	
<b>CONVERSION CYCLE</b>					
f <sub>CYCLE</sub>	Sampling frequency	ADS9219	7	20	MHz
		ADS9218	3.9	10	
		ADS9217	3.9	5	
t <sub>CYCLE</sub>	ADC cycle time period	1 / f <sub>CYCLE</sub>		s	
t <sub>PL_SMPCLK</sub>	Sample clock low time	0.4	0.6	t <sub>CYCLE</sub>	
t <sub>PH_SMPCLK</sub>	Sample clock high time	0.4	0.6	t <sub>CYCLE</sub>	
f <sub>CLK</sub>	Maximum SCLK frequency			10	MHz
t <sub>CLK</sub>	Minimum SCLK time period	100			ns
<b>SPI TIMINGS</b>					
t <sub>hi_CSZ</sub>	Pulse duration: $\overline{CS}$ high	220			ns
t <sub>PH_CK</sub>	SCLK high time	0.48	0.52		t <sub>CLK</sub>
t <sub>PL_CK</sub>	SCLK low time	0.48	0.52		t <sub>CLK</sub>
t <sub>d_CSCK</sub>	Setup time: $\overline{CS}$ falling to the first SCLK rising edge	20			ns
t <sub>su_CKDI</sub>	Setup time: SDI data valid to the corresponding SCLK rising edge	10			ns
t <sub>ht_CKDI</sub>	Hold time: SCLK rising edge to corresponding data valid on SDI	5			ns
t <sub>d_CKCS</sub>	Delay time: last SCLK falling edge to $\overline{CS}$ rising	5			ns


## 6.7 Switching Characteristics

at AVDD\_5V = 4.75V to 5.25V, VDD\_1V8 = 1.75V to 1.85V, internal V<sub>REF</sub> = 4.096V, and maximum throughput (unless otherwise noted); minimum and maximum values at T<sub>A</sub> = –40°C to +125°C; typical values at T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
<b>RESET</b>					
t <sub>PU</sub>	Power-up time for device			25	ms
<b>LVDS DATA INTERFACE</b>					
t <sub>RT</sub>	Rise time	With 50Ω transmission line of length = 20mm, differential R <sub>L</sub> = 100Ω, and C <sub>L</sub> = 1pF		600	ps
t <sub>FT</sub>	Fall time			600	ps
t <sub>CYCLE</sub>	Sampling clock period	ADS9219	50		ns
		ADS9218	100		
		ADS9217	200		
t <sub>DCLK</sub>	Clock output		4.167		ns
	Clock duty cycle		45	55	%
t <sub>d_DCLKDO</sub>	Time delay: DCLKP rising to corresponding data valid	SDR mode	–0.35	0.35	ns
t <sub>off_DCLKDO_r</sub>	Time offset: DCLKP rising to corresponding data valid	DDR mode	t <sub>DCLK</sub> / 4 – 0.35	t <sub>DCLK</sub> / 4 + 0.35	ns
t <sub>off_DCLKDO_f</sub>	Time offset: DCLKP falling to corresponding data valid	DDR mode	t <sub>DCLK</sub> / 4 – 0.35	t <sub>DCLK</sub> / 4 + 0.35	ns
t <sub>PD</sub>	Time delay: SMPL_CLK falling to DCLKP rising			t <sub>DCLK</sub>	ns
t <sub>PU_SMPL_CLK</sub>	Time delay: Free-running clock connected to SMPL_CLK to ADC data valid			100	μs
t <sub>LAT</sub> (1)	Time delay: Internal digital delay to MSB of data output		3	12	ns
<b>SPI TIMINGS</b>					
t <sub>den_CKDO</sub>	Time delay: 8 <sup>th</sup> SCLK rising edge to SDO enable			30	ns
t <sub>dz_CKDO</sub>	Time delay: 24 <sup>th</sup> SCLK rising edge to SDO going Hi-Z			30	ns
t <sub>d_CKDO</sub>	Time delay: SCLK launch edge to corresponding data valid on SDO			30	ns
t <sub>ht_CKDO</sub>	Hold time: SCLK launch edge to previous data valid on SDO		2		ns

(1) See section on [ADC Sampling Clock Input](#) for more details on data output latency.


## 6.8 Timing Diagrams




**Figure 6-1. LVDS Data Interface: 2-Lane DDR**




**Figure 6-2. LVDS Data Interface: 2-Lane SDR**




**Figure 6-3. LVDS Data Interface: 1-Lane DDR**




**Figure 6-4. LVDS Data Interface: 1-Lane SDR**




**Figure 6-5. LVDS Output Transition Times**



**Figure 6-6. Configuration SPI**



**Figure 6-7. SMPL\_SYNC Timing**









1. See the [ADC Sampling Clock Input](#) section for more details.

**Figure 6-8. Sampling Edge to Corresponding Data MSB Output Timing**

### 6.9 Typical Characteristics: All Devices

at  $T_A = 25^\circ\text{C}$ ,  $AVDD_{5V} = 5V$ ,  $VDD_{1V8} = 1.8V$ , external  $V_{REF} = 4.096V$ , and maximum throughput (unless otherwise noted)



### 6.9 Typical Characteristics: All Devices (continued)

at  $T_A = 25^\circ\text{C}$ ,  $AVDD\_5V = 5V$ ,  $VDD\_1V8 = 1.8V$ , external  $V_{REF} = 4.096V$ , and maximum throughput (unless otherwise noted)




Figure 6-15. REFIO Voltage vs Temperature




Figure 6-16. VCMOUT Voltage vs Temperature




Figure 6-17. AVDD\_5V Current vs Temperature









Figure 6-18. VDD\_1V8 Current vs Temperature




### 6.10 Typical Characteristics: ADS9219

at  $T_A = 25^\circ\text{C}$ ,  $AVDD_{5V} = 5V$ ,  $VDD_{1V8} = 1.8V$ , external  $V_{REF} = 4.096V$ , and maximum throughput (unless otherwise noted)




## 6.11 Typical Characteristics: ADS9218

at  $T_A = 25^\circ\text{C}$ ,  $AVDD_{5V} = 5V$ ,  $VDD_{1V8} = 1.8V$ , external  $V_{REF} = 4.096V$ , and maximum throughput (unless otherwise noted)




Typical INL =  $\pm 0.6\text{LSB}$

Figure 6-24. Typical INL




Typical DNL =  $\pm 0.4\text{LSB}$

Figure 6-25. Typical DNL




$f_{IN} = 2\text{kHz}$ , SNR = 95.5dB, THD =  $-131\text{dB}$

Figure 6-26. Typical FFT for  $f_{IN} = 2\text{kHz}$




$f_{IN} = 100\text{kHz}$ , SNR = 95.5dBFS, THD =  $-118.2\text{dB}$

Figure 6-27. Typical FFT for  $f_{IN} = 100\text{kHz}$



$f_{IN} = 1\text{MHz}$ , SNR = 95dBFS, THD =  $-106\text{dB}$

Figure 6-28. Typical FFT for  $f_{IN} = 1\text{MHz}$



Standard deviation = 1.63LSB

Figure 6-29. DC Input Histogram

### 6.12 Typical Characteristics: ADS9217

at  $T_A = 25^\circ\text{C}$ ,  $AVDD_{5V} = 5V$ ,  $VDD_{1V8} = 1.8V$ , external  $V_{REF} = 4.096V$ , and maximum throughput (unless otherwise noted)




Figure 6-30. Typical INL




Figure 6-31. Typical DNL




Figure 6-32. Typical FFT for  $f_{IN} = 2\text{kHz}$




Figure 6-33. Typical FFT for  $f_{IN} = 100\text{kHz}$




Figure 6-34. Typical FFT for  $f_{IN} = 1\text{MHz}$




Figure 6-35. DC Input Histogram

## 7 Detailed Description


### 7.1 Overview

The ADS921x is an 18-bit, 20MSPS/ch, dual-channel, simultaneous-sampling, analog-to-digital converter (ADC). The ADS921x integrates a high-impedance buffer at the ADC inputs, voltage reference, reference buffer, and common-mode voltage output buffer. The ADS9219 supports unipolar differential analog input signals. The buffer at the ADC inputs is optimized for low-distortion and low-power operation.

For DC level shifting of the analog input signals, the device has a common-mode voltage output buffer. The common-mode voltage is derived from the output of the integrated reference buffer. When a conversion is initiated, the differential input between the (AINAP – AINAM) and (AINBP – AINBM) pins is sampled. The ADS921x uses a clock input on the SMPL\_CLK pin to initiate conversions.

The ADS921x consumes only 230mW/ch of power when operating at 20MSPS/ch, which includes the buffer power dissipation at the ADC inputs. The serial LVDS (SLVDS) digital interface simplifies board layout, timing, firmware, and supports full throughput at lower clock speeds.


### 7.2 Functional Block Diagram



## 7.3 Feature Description

### 7.3.1 Analog Inputs

The ADS921x supports both AC-coupled and DC-coupled differential analog inputs. Make sure the input common-mode voltage of the analog inputs matches the voltage level on the VCMOUT pin. Figure 7-1 shows the equivalent input network diagram of the device.



**Figure 7-1. Equivalent Input Network**

### 7.3.2 Analog Input Bandwidth

illustrates the analog full-power input bandwidth of the ADS921x device family. The  $-3\text{dB}$  bandwidth is 90MHz for the ADS9219 and ADS9218, and 45MHz for the ADS9217.

### 7.3.3 ADC Transfer Function

The ADS921x supports a  $\pm 3.2\text{V}$  differential input range. The device outputs 18-bit conversion data in either straight-binary or binary two's-complement formats. As shown in Table 7-1, the format for the output codes is the same across all analog channels. Configure the format for the output codes with the DATA\_FORMAT field in register address 0x0D. The least significant bit (LSB) for the ADC is given by  $1\text{LSB} = 6.4\text{V} / 2^{18}$ .

**Table 7-1. Transfer Characteristics**

INPUT VOLTAGE	DESCRIPTION	ADC OUTPUT IN 2's-COMPLEMENT FORMAT	ADC OUTPUT IN STRAIGHT-BINARY FORMAT
$\leq -3.2\text{V} + 1\text{LSB}$	Negative full-scale code	0x20000	0x00000
$0\text{V} + 1\text{LSB}$	Mid-code	0x00000	0x1FFFF
$\geq 3.2\text{V} - 1\text{LSB}$	Positive full-scale code	0x1FFFF	0x3FFFF



### 7.3.5 Temperature Sensor

The ADS921x features a 10-bit temperature sensor for measuring temperature inside the device. Follow the sequence listed in [Table 7-2](#) to read the temperature sensor output with the SPI. Read the temperature sensor data at anytime independent of the ADC data interface.

The transfer function for the temperature sensor is given by [Equation 1](#):

$$\text{Temperature} = -85.0172 + (10 \text{ bit output} \times 0.24918) \text{ } ^\circ\text{C} \quad (1)$$

**Table 7-2. Sequence to Read Temperature Sensor Output**

REGISTER ADDRESS	REGISTER BANK	VALUE	COMMENT
0x90	1	0x4000	Write register to load temperature sensor output in address 0x91
0x91	1	10 bit temperature sensor data	Read register for temperature sensor output
0x90	1	0x0000	Write register

### 7.3.6 Data Averaging

The ADS921x features a built-in decimation filter that averages the conversion results from the ADC. The output data rate is reduced with higher data averaging. [Table 7-3](#) compares the ADC output speed against SNR and OSR. The improvement in SNR with averaging in [Table 7-4](#) shows the register settings corresponding to oversampling ratios.

**Table 7-3. SNR vs OSR**

OSR	SNR (dBFS)	ADC OUTPUT SPEED
1	95.5	$f_{\text{CYCLE}}$
2	98.1	$f_{\text{CYCLE}} / 2$
4	100.6	$f_{\text{CYCLE}} / 4$
8	102.9	$f_{\text{CYCLE}} / 8$
16	104.8	$f_{\text{CYCLE}} / 16$

**Table 7-4. Register Map Settings for OSR**


DECIMATION	REGISTER	INTERFACE MODES <sup>(1)</sup>	
		2-LANE SDR AND DDR <sup>(2)</sup>	1-LANE SDR AND DDR <sup>(3)</sup>
OSR initialization	CLK3 (0xC5[9])	1	0 for OSR = 2 1 for OSR = 4, 8, and 16
	OSR_INIT1 (0xC0[11:10])	0 for DATA_LANES = 5 or 7 1 for DATA_LANES = 0 or 2	
	OSR_INIT2 (0xC4[5:4])	2	0 for OSR = 2 2 for OSR = 4, 8, and 16
	OSR_INIT3 (0xC4[1])	1	0 for OSR = 2 1 for OSR = 4, 8, and 16
	OSR_EN (0x0D[6])	1	1
	OSR_RD (0xC5[6:5])	1	0 for OSR = 2 1 for OSR = 4, 8, and 16
2	OSR (0x0D[5:2])	0	0
	OSR_CLK (0xC0[9:7])	0	0
4	OSR (0x0D[5:2])	1	1
	OSR_CLK (0xC0[9:7])	4	0
8	OSR (0x0D[5:2])	2	2
	OSR_CLK (0xC0[9:7])	5	4

**Table 7-4. Register Map Settings for OSR (continued)**

DECIMATION	REGISTER	INTERFACE MODES <sup>(1)</sup>	
		2-LANE SDR AND DDR <sup>(2)</sup>	1-LANE SDR AND DDR <sup>(3)</sup>
16	OSR (0x0D[5:2])	3	3
	OSR_CLK (0xC0[9:7])	6	5

- (1) See Table 7-7 and Table 7-8 for DATA\_LANES configuration.
- (2) The ADS9217 functions with all data interface modes.
- (3) Not applicable for the ADS9217.


As shown in Figure 7-4, a pulse on the SMPL\_SYNC pin resets the decimation filter. A pulse on SMPL\_SYNC synchronizes multiple ADS921x devices when using the decimation filter.



**Figure 7-4. Data Output With Decimation**

### 7.3.7 Digital Down Converter

The ADS921x includes an optional on-chip digital down conversion (DDC) that is configured by register addresses FBh through FEh. As shown in Figure 7-5, the DDC includes a digital mixer and a 24-bit, numerically controlled oscillator (NCO). The digital mixer generates 24-bit I and Q outputs that represent complex mixing of ADC output data with the NCO output frequency. Each channel of the ADC generates a 48-bit output corresponding to the 24-bit I and Q outputs, respectively, from the digital mixer.



**Figure 7-5. Data Path When Using a Digital Down Converter**



The NCO is common for both ADC A and ADC B. The output frequency of the NCO, given by [Equation 2](#), is configured using the NCO\_FREQUENCY register (address 0xFD and 0xFE).

$$f_{\text{NCO}} = \frac{f_{\text{SMPL\_CLK}}}{2^{24}} \times (\text{NCO\_FREQUENCY}[23:0] \& 0\text{FFFFFF0}) \text{ Hz} \quad (2)$$

The output phase of the NCO is reset by applying a pulse on the SMPL\_SYNC pin, see [Figure 6-7](#). As shown in [Equation 3](#) and [Table 7-5](#), the initial phase of the NCO output is configured using the NCO\_PHASE register (address 0xFC and 0xFD).

$$\text{NCO\_PHASE}[23:0] = \left( \frac{\text{Initial phase}}{2\pi} \times 2^{24} \right) \& 0\text{FFFFFF0} \quad (3)$$

**Table 7-5. Initial NCO Phase**

NCO_PHASE[23:0]	INITIAL PHASE
0x000000	0
0x7FFFFFF0	$\pi$
0xFFFFF0	$2\pi$

Use a decimation factor of either 2, 4, 8, or 16 with the DDC. [Table 7-6](#) shows the register configuration for decimating the DDC output.

**Table 7-6. Decimation Settings for the DDC**

DECIMATION	REGISTER	VALUE
2	OSR_EN (0x0D[6])	1
	OSR (0x0D[5:2])	0
	OSR_CLK (0xC0[9:7])	0
Common settings for decimation factors 4, 8, and 16	CLK3 (0xC5[9])	1
	OSR_INIT1 (0xC0[11:10])	1
	OSR_INIT2 (0xC4[5:4])	2
	OSR_INIT3 (0xC4[1])	1
	OSR_EN (0x0D[6])	1
	OSR_RD (0xC5[6:5])	1
4	OSR (0x0D[5:2])	1
	OSR_CLK (0xC0[9:7])	0
8	OSR (0x0D[5:2])	2
	OSR_CLK (0xC0[9:7])	4
16	OSR (0x0D[5:2])	3
	OSR_CLK (0xC0[9:7])	5

### 7.3.8 Data Interface

The ADS921x features a high-speed, serial LVDS data interface with 2-lane and 1-lane options for data output. The host configures the output data frame width to 20 bits or 24 bits with the single-data rate (SDR) and double-data rate (DDR) modes. [Table 7-7](#) and [Table 7-8](#) configuration.

Configure the INIT\_1 register field before writing to other register fields, as described in [Table 7-7](#) and [Table 7-8](#).

**Table 7-7. Register Map Settings for Output Data Interface for the ADS9217**

DATA FRAME WIDTH (Bits)	DATA RATE	OUTPUT LANES	INIT_1 0x04[3:0]	DATA_LANES 0x12[2:0]	DATA_RATE 0xC1[8]	CLK1 0xC0[12]	CLK2 0xC1[0]	CLK3 0xC5[9]	CLK4 0xC5[3:2]	CLK5 0xFB[1]	CLK6 0x1C[7:6]
20	SDR	1	0x000B	5	1	1	1	1	3	0	3
20	SDR	2	0x000B	0	1	0	1	0	3	0	3
20	DDR	1	0x000B	5	0	1	1	1	3	0	3
20	DDR	2	0x000B	0	0	0	1	0	3	0	3
24	SDR	1	0x000B	7	1	1	0	1	3	0	3
24	SDR	2	0x0000	2	1	0	0	0	0	0	0
24	DDR	1	0x000B	7	0	1	0	1	3	0	3
24	DDR	2	0x0000	2	0	0	0	0	0	0	0

**Table 7-8. Register Map Settings for Output Data Interface for the ADS9219 and ADS9218**

DATA FRAME WIDTH (Bits)	DATA RATE	OUTPUT LANES	INIT_1 0x04[3:0]	DATA_LANES 0x12[2:0]	DATA_RATE 0xC1[8]	CLK1 0xC0[12]	CLK2 0xC1[0]	CLK3 0xC5[9]	CLK4 0xC5[3:2]	CLK5 0xFB[1]	CLK6 0x1C[7:6]
20	SDR	1	–	Not supported							
20	SDR	2	–	Not supported							
20	DDR	1	–	Not supported							
20	DDR	2	–	Not supported							
24	SDR	1	–	2	1	0	0	0	0	1	0
24	SDR	2	–	2	1	0	0	0	0	0	0
24	DDR	1	–	2	0	0	0	0	0	1	0
24	DDR	2	–	2	0	0	0	0	0	0	0

The ADS921x generates a data clock DCLK that is a multiple of the ADC sampling clock SMPL\_CLK. The data clock frequency depends on the number of data output lanes (1 or 2), data frame width, and data rate. The data frame width is 20 or 24 bits and the data rate is SDR or DDR. [Equation 4](#) calculates the DCLK speed. [Table 7-9](#) lists the possible values for the output data clock frequency.

$$\text{DCLK speed} = \frac{2 \text{ ADC channels} \times \text{Data Frame Width (24 bit or 20 bit)}}{\text{Data Lanes (1 or 2)} \times \text{Data Rate (SDR = 1, DDR = 2)}} \times \text{SMPL\_CLK} \quad (4)$$

Table 7-9. Data Clock (DCLK) Speed

ADC CHANNELS	DATA FRAME WIDTH (Bits)	DATA RATE (1 = SDR, 2 = DDR)	OUTPUT LANES <sup>(1)</sup>	SMPL_CLK MULTIPLIER	DCLK (SMPL_CLK = 5MHz)	DCLK (SMPL_CLK = 10MHz)	DCLK (SMPL_CLK = 20MHz)
2	24	1	1	48	240MHz	—	—
			2	24	120MHz	— <sup>(2)</sup>	— <sup>(2)</sup>
		2	1	24	120MHz	240MHz	480MHz
			2	12	60MHz	120MHz	240MHz
	20	1	1	40	200MHz	— <sup>(3)</sup>	— <sup>(3)</sup>
			2	20	100MHz	— <sup>(3)</sup>	— <sup>(3)</sup>
		2	1	20	100MHz	— <sup>(3)</sup>	— <sup>(3)</sup>
			2	10	50MHz	— <sup>(3)</sup>	— <sup>(3)</sup>

- (1) The LVDS output data and clock are specified up to 600MHz. Faster speeds are not supported.
- (2) For the ADS9219 and ADS9218, 1-lane data output is supported only when data averaging is enabled. See the [Data Averaging](#) section.
- (3) A 20-bit data frame width is not supported for the ADS9219 or ADS9218.

### 7.3.8.1 Data Frame Width

As shown in [Figure 7-6](#), the ADS921x supports 24-bit and 20-bit data frame width options. Configure the DATA\_WIDTH field in address 0x12 to select the data frame width. The default output data frame width is 24 bits. The ADC resolution is 18-bit, represented by 20 bits.






Figure 7-6. Data Frame Width Composition

### 7.3.8.2 ADC Output Data Randomizer


The ADS921x features a data output randomizer. When enabled, the ADC conversion result is bit-wise exclusive-ORed (XOR). [Figure 7-7](#) illustrates a diagram of such an XOR operation. Either the LSB of the conversion result ([Figure 7-9](#)) or XOR\_PRBS bit (default) is appended to the ADC data output ([Figure 7-8](#)). The LSB of the ADC conversion result and XOR\_PRBS have equal probability of being either 1 or 0. As a result of the XOR operation, the data output from the ADS921x is randomized. The ground bounce created by the transmission of this randomized result over the data interface is uncorrelated with the analog input voltage. This uncorrelated transmission helps minimize interference between data transmission and analog performance of the ADC when the PCB layout does not minimize ground bounce.



**Figure 7-7. Bit-Wise XOR Operation**



**Figure 7-8. Data Frame Width Composition With PRBS XOR Enabled**



**Figure 7-9. Data Frame Width Composition With LSB XOR Enabled**

### 7.3.8.3 Synchronizing Multiple ADCs


Drive the SMPL\_CLK pins of the respective ADS921x devices with a common sampling clock. Match the timing delay on the clock path external to the ADCs by using identical PCB trace lengths for SMPL\_CLK for the respective ADCs.

Use the SMPL\_SYNC pin to synchronize multiple ADCs when using the internal decimation filter. The SMPL\_SYNC pin is latched by the falling edge of the sampling clock. A pulse on SMPL\_SYNC resets the internal decimation filter.

### 7.3.8.4 Test Patterns for Data Interface

The ADS921x features test patterns (Figure 7-10) used by the host for debugging and verifying the data interface. The test patterns replace the ADC output data with predefined digital data. Enable the test patterns by configuring the corresponding register addresses 0x13 through 0x1B in bank 1.

Table 7-10 lists the test patterns supported by the ADS921x.



**Figure 7-10. Register Bank for Test Patterns**

**Table 7-10. Test Pattern Configurations**

ADC OUTPUT	TP_EN_CHA TP_EN_CHB	TP_MODE_CHA TP_MODE_CHB	SECTION	RESULT <sup>1</sup>
ADC conversion result	0			
Fixed pattern	1	0 or 1	<i>Fixed Pattern</i>	ADC A = TP0_A ADC B = TP0_B
Digital ramp	1	2	<i>Digital Ramp</i>	ADC A = Digital ramp ADC B = Digital ramp
Alternating test patterns	1	3	<i>Alternating Test Pattern</i>	ADC A = TP0_A, TP1_A ADC B = TP0_B, TP1_B

**Note**

1. Configure the test patterns for two separate channel groups ADC A and ADC B.

#### 7.3.8.4.1 Fixed Pattern

The ADC outputs fixed patterns defined in the TP0\_A and TP0\_B registers in place of the ADC A and ADC B data, respectively.

- Configure the test patterns in TP0\_A and TP0\_B
- Set TP\_EN\_A = 1, TP\_MODE\_A = 0 (address = 0x13), TP\_EN\_B = 1, and TP\_MODE\_B = 0 (address = 0x18)

#### 7.3.8.4.2 Alternating Test Pattern

The ADC outputs alternating test patterns defined in the TP0\_A, TP1\_A and TP0\_B, TP1\_B registers in place of ADC A and ADC B data, respectively.

- Configure the test patterns in TP0\_A, TP1\_A, TP0\_B, and TP1\_B
- Set TP\_EN\_A = 1, TP\_MODE\_A = 3 (address = 0x13), TP\_EN\_B = 1, and TP\_MODE\_B = 3 (address = 0x18)

### 7.3.8.4.3 Digital Ramp

The ADC outputs digital ramp values with increments specified in the RAMP\_INC\_A and RAMP\_INC\_B registers in place of ADC A and ADC B data, respectively.

- Configure the increment value between two successive steps of the digital ramp in the RAMP\_INC\_A (address = 0x13) and RAMP\_INC\_B (address = 0x18) registers, respectively. The digital ramp increments by  $N + 1$ , where N is the value configured in these registers.
- Set TP\_EN\_A = 1, TP\_MODE\_A = 2 (address = 0x13), TP\_EN\_B = 1, and TP\_MODE\_B = 2 (address = 0x18)

### 7.3.9 ADC Sampling Clock Input

Use a low-jitter external clock with a high slew rate to maximize SNR performance. Operate the ADS921x with a differential or single-ended clock input. Clock amplitude impacts the ADC aperture jitter and, consequently, the SNR. For maximum SNR performance, provide a clock signal with fast slew rates that maximizes swing between VDD\_1V8 and GND levels.

Make sure the sampling clock is a free-running continuous clock. The ADC generates a valid output data, data clock, and frame clock  $t_{PU\_SMPL\_CLK}$ , as specified in the [Switching Characteristics](#) after a free-running sampling clock is applied. When the sampling clock is stopped, the ADC is in power-down and the output data, data clock, and frame clock are invalid.

Figure 7-11 shows a diagram of the differential sampling clock input. For this configuration, connect the differential sampling clock input to the SMPL\_CLKP and SMPL\_CLKM pins. Figure 7-12 shows a diagram of the single-ended sampling clock input. In this configuration, connect the single-ended sampling clock to SMPL\_CLKP and connect SMPL\_CLKM to ground.




Figure 7-11. AC-Coupled Differential Sampling Clock




Figure 7-12. Single-Ended Sampling Clock

Figure 6-8 shows the latency from analog input sampling instant to corresponding data MSB output marked by FCLK rising edge. The equations for data output latency depend on the output data frame width and are given in Table 7-11.

Table 7-11. Data Output Latency

DEVICE	24-BIT DATA FRAME	20-BIT DATA FRAME
ADS9219	$2 \times t_{SMPL\_CLK} + t_{LAT}$	Not supported
ADS9218	$1.83 \times t_{SMPL\_CLK} + t_{LAT}$	Not supported
ADS9217	$1.83 \times t_{SMPL\_CLK} + t_{LAT}$	$2 \times t_{SMPL\_CLK} + t_{LAT}$

1. For  $t_{LAT}$ , see the [Switching Characteristics](#).

## 7.4 Device Functional Modes

### 7.4.1 Reset

Power down the ADS921x with a logic 0 on the  $\overline{\text{RESET}}$  pin or write 1b to the RESET field (address 0x00, register bank 0). The device registers are initialized to the default values after reset. Register write operations are not required for initializing the ADS9218.

### 7.4.2 Power-Down Options

Power down the ADS921x with a logic 0 on the  $\overline{\text{PWDN}}$  pin or write 11b to the PD\_CH field (address 0xC0, register bank 1). The device registers are initialized to the default values after power-up. Register write operations are not required for initializing the ADS9218.

### 7.4.3 Normal Operation

In normal operating mode, the ADS921x is powered-up and digitizes the analog inputs at the falling edge of the sampling clock. The ADC outputs the data clock, frame clock, and MSB-aligned, 18-bit conversion result.

### 7.4.4 Initialization Sequence

The ADS921x register map is initialized with default values on power-up. [Table 7-12](#) lists the steps to enable gain-error calibration (recommended) and change the output data interface. For the ADS9219 only, follow the initialization steps in [Table 7-13](#).

**Table 7-12. User-Defined Configuration for the ADS9219, ADS9218, and ADS9217**

STEP NUMBER	REGISTER			COMMENT
	BANK	ADDRESS	VALUE[15:0]	
1	1	0x0D	User defined	Enable gain error calibration and select ADC output data format
2	1	0x33	0x2040	Enable gain error calibration
3	0	0x04	0x0000 for data frame width = 24 bits and output lanes = 2 0x000B for other combinations of data frame width and output lanes	

**Table 7-13. Initialization Configuration for the ADS9219 Only**

STEP NUMBER	REGISTER		
	BANK	ADDRESS	VALUE[15:0]
1	1	0x0D [9:8]	0x3
2	1	0x34 [1]	0x1


## 7.5 Programming

### 7.5.1 Register Write

Register write access is enabled by setting `SPI_RD_EN = 0b`. The 16-bit configuration registers are grouped in three register banks and are addressable with an 8-bit register address. Register bank 1 and register bank 2 are selected for read or write operation by configuring the `REG_BANK_SEL` bits. Registers in bank 0 are always accessible, irrespective of the `REG_BANK_SEL` bits. The register addresses in bank 0 are unique and are not used in register banks 1 and 2.

As shown in [Figure 7-13](#), steps to write to a register are:

1. Frame 1: Write to register address 0x03 in register bank 0 to select either register bank 1 or bank 2 for a subsequent register write. This frame has no effect when writing to registers in bank 0.
2. Frame 2: Write to a register in the bank selected in frame 1. Repeat this step for writing to multiple registers in the same register bank.



**Figure 7-13. Register Write**


### 7.5.2 Register Read

Select the desired register bank by writing to register address 0x03 in register bank 0. Register read access is enabled by setting `SPI_RD_EN = 1b` and `SPI_MODE = 1b` in register bank 0. As illustrated in [Figure 7-14](#), registers are read using two 24-bit SPI frames after `SPI_RD_EN` and `SPI_MODE` are set. The first SPI frame selects the register bank. The ADC returns the 16-bit register value in the second SPI frame corresponding to the 8-bit register address.

As illustrated in [Figure 7-14](#), steps to read a register are:

1. Frame 1: With `SPI_RD_EN = 0b`, write to register address 0x03 in register bank 0 to select the desired register bank for reading.
2. Frame 2: Set `SPI_RD_EN = 1b` and `SPI_MODE = 1b` in register address 0x00 in register bank 0.
3. Frame 3: Read any register in the selected bank using a 24-bit SPI frame containing the desired register address. Repeat this step with the address of any register in the selected bank to read the corresponding register.
4. Frame 4: Set `SPI_RD_EN = 0` to disable register reads and re-enable register writes.
5. Repeat steps 1 through 4 to read registers in a different bank.






**Figure 7-14. Register Read**

### 7.5.3 Multiple Devices: Daisy-Chain Topology for SPI Configuration

Figure 7-15 shows a typical connection diagram with multiple devices in a daisy-chain topology.



**Figure 7-15. Daisy-Chain Connections for SPI Configuration**

The  $\overline{CS}$  and SCLK inputs of all ADCs are connected together and controlled by a single  $\overline{CS}$  and SCLK pin of the controller, respectively. The SDI input pin of the first ADC in the chain (ADC1) is connected to the peripheral IN controller OUT (PICO) pin of the controller. The SDO output pin of ADC1 is connected to the SDI input pin of ADC2, and so on. The SDO output pin of the last ADC in the chain (ADC4) is connected to the peripheral OUT controller IN (POCI) pin of the controller. The data on the PICO pin passes through ADC1 with a 24-SCLK delay, as long as  $\overline{CS}$  is active.


Enable daisy-chain mode after power-up or after the device is reset. Set the daisy-chain length in the DAISY\_CHAIN\_LEN register to enable daisy-chain mode. The daisy-chain length is the number of ADCs in the chain, excluding ADC1. In Figure 7-15, the DAISY\_CHAIN\_LEN is 3.

#### 7.5.3.1 Register Write With Daisy-Chain

Writing to registers in daisy-chain configuration requires  $N \times 24$  SCLKs in one SPI frame. Register writes in a daisy-chain configuration containing four ADCs, as illustrated in Figure 7-15, requires 96 SCLKs.

The daisy-chain mode is enabled on power-up or after device reset. Configure the DAISY\_CHAIN\_LEN field to enable daisy-chain mode. Repeat the waveform in Figure 7-16 N times, where N is the number of ADCs in the daisy chain. Figure 7-17 provides the SPI waveform, containing N SPI frames, for enabling daisy-chain mode for N ADCs.





**Figure 7-18. Register Read With Daisy-Chain Configuration**

## 8 Register Map

### 8.1 Register Bank 0

**Figure 8-1. Register Bank 0 Map**

ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
00h	RESERVED													SPI_MO DE	SPI_RD _EN	RESET
01h	RESERVED							DAISY_CHAIN_LEN				RESERVED				
03h	RESERVED							REG_BANK_SEL								
04h	RESERVED											INIT_1				
06h	REG_00H_READBACK															

**Table 8-1. Register Section/Block Access Type Codes**

Access Type	Code	Description
R	R	Read
W	W	Write
R/W	R/W	Read or write
Reset or Default Value		
-n		Value after reset or the default value

#### 8.1.2 Register 00h (offset = 0h) [reset = 0h]

**Figure 8-2. Register 00h**

15	14	13	12	11	10	9	8
RESERVED							
W-0h							
7	6	5	4	3	2	1	0
RESERVED					SPI_MODE	SPI_RD_EN	RESET
W-0h					W-0h	W-0h	W-0h

**Figure 8-3. Register 00h Field Descriptions**

Bit	Field	Type	Reset	Description
15-3	RESERVED	W	0h	Reserved. Do not change from the default reset value.
2	SPI_MODE	W	0h	Select between legacy SPI mode and daisy-chain SPI mode for the configuration interface for register access. 0 : Daisy-chain SPI mode 1 : Legacy SPI mode
1	SPI_RD_EN	W	0h	Enable register read access in legacy SPI mode. This bit has no effect in daisy-chain SPI mode. 0 : Register read disabled 1 : Register read enabled
0	RESET	W	0h	ADC reset control. 0 : Normal device operation 1 : Reset all registers

### 8.1.3 Register 01h (offset = 1h) [reset = 0h]

**Figure 8-4. Register 01h**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED	DAISY_CHAIN_LEN					RESERVED	
R/W-0h	R/W-0h					R/W-0h	

**Figure 8-5. Register 01h Field Descriptions**

Bit	Field	Type	Reset	Description
15-7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6-2	DAISY_CHAIN_LEN	R/W	0h	Configure the number of ADCs connected in daisy-chain for the SPI configuration. 0 : 1 ADC 1 : 2 ADCs 31 : 32 ADCs
1-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

### 8.1.4 Register 03h (offset = 3h) [reset = 2h]

**Figure 8-6. Register 03h**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
REG_BANK_SEL							
R/W-2h							

**Figure 8-7. Register 03h Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-0	REG_BANK_SEL	R/W	2h	Register bank selection for read and write operations. 0 : Select register bank 0 2 : Select register bank 1 16 : Select register bank 2

### 8.1.5 Register 04h (offset = 4h) [reset = 0h]

Figure 8-8. Register 04h

15	14	13	12	11	10	9	8
RESERVED							
R-0h							
7	6	5	4	3	2	1	0
RESERVED				INIT_1			
R/W-0h							

Figure 8-9. Register 04h Field Descriptions

Bit	Field	Type	Reset	Description
3-0	INIT_1	R/W	0h	INIT_1 field for device initialization. Write 1011b during the initialization sequence. Write 0000b for normal operation.

### 8.1.6 Register 06h (offset = 6h) [reset = 2h]

Figure 8-10. Register 06h

15	14	13	12	11	10	9	8
REG_00H_READBACK							
R-0h							
7	6	5	4	3	2	1	0
REG_00H_READBACK							
R-5h							

Figure 8-11. Register 06h Field Descriptions

Bit	Field	Type	Reset	Description
15-0	REG_00H_READBACK	R	2h	This register is a copy of the register address 0x00 for readback. The register address 0x00 is write-only. The default readback value is 2h because SPI_RD_EN in address 0x00 is required to be set to 1 for register reads.

## 8.2 Register Bank 1

**Figure 8-12. Register Bank 1 Map**

ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
0Dh	RESERVED		DATA_FORMAT	RESERVED			LAT_INC	GE_CAL_EN1	OSR_EN	OSR				RESERVED			
10h	RESERVED															HI_FREQ	
12h	RESERVED												XOR_EN	DATA_LANES			
13h	RESERVED						RAMP_INC_A			TP_MODE_CHA	TP_EN_CHA	RESERVED					
14h	TP0_A																
15h	TP1_A						TP0_A										
16h	TP1_A																
18h	RESERVED						RAMP_INC_B			TP_MODE_CHB	TP_EN_CHB	RESERVED					
19h	TP0_B																
1Ah	TP1_B						TP0_B										
1Bh	TP1_B																
33h	RESERVED	GE_CAL_EN3	RESERVED						GE_CAL_EN2	RESERVED							
34h	RESERVED												LAT_EN	RESERVED			
90h	RESERVED	TS_LD	RESERVED														
91h	RESERVED						TEMPERATURE_SENSOR										
C0h	RESERVED			CLK1	OSR_INIT1	OSR_CLK			RESERVED				PD_CH				
C1h	RESERVED				PD_REF	RESERVED	DATA_RATE	RESERVED							CLK2		
C4h	RESERVED								OSR_INIT2		RESERVED		OSR_INIT3	PD_CHIP			
C5h	RESERVED	HI_FREQ_EN	RESERVED			CLK3	RESERVED	RD_CLK	RESERVED	CLK4	RESERVED						
FBh	RESERVED											NCO_SY_SREF	XOR_MODE	CLK5	MIXER_EN		
FCh	NCO_PHASE_COUNT[15:0]																
FDh	NCO_FREQUENCY[7:0]								NCO_PHASE_COUNT[23:16]								
FEh	NCO_FREQUENCY[23:8]																

**Table 8-2. Register Section/Block Access Type Codes**

Access Type	Code	Description
R	R	Read
W	W	Write
R/W	R/W	Read or write
Reset or Default Value		
-n		Value after reset or the default value

### 8.2.1 Register 0Dh (offset = Dh) [reset = 2002h]

Figure 8-13. Register 0Dh

15	14	13	12	11	10	9	8
RESERVED		DATA_FORMAT	RESERVED			LAT_INC	
R/W-0h		R/W-1h	R/W-0h			R/W-0h	
7	6	5	4	3	2	1	0
GE_CAL_EN1	OSR_EN	OSR				RESERVED	
R/W-0h	R/W-0h	R/W-0h				R/W-2h	

Figure 8-14. Register 0Dh Field Descriptions

Bit	Field	Type	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13	DATA_FORMAT	R/W	1h	Select data format for the ADC conversion result. 0 : Straight binary format 1 : Two's-complement format
12-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9-8	LAT_INC	R/W	0h	For ADS9219, set this field to 11b for optimum INL performance.
7	GE_CAL_EN1	R/W	0h	Global control for gain error calibration. 0 : Gain error calibration disabled for all channels 1 : Gain error calibration enabled for all channels
6	OSR_EN	R/W	0h	Control for data averaging depth. 0 : Data averaging disabled 1 : Data averaging enabled
5-2	OSR	R/W	0h	Control for enabling data averaging. 0 : 2 samples averaged 1 : 4 samples averaged 2 : 8 samples averaged 3 : 16 samples averaged
1-0	RESERVED	R/W	2h	Reserved. Do not change from the default reset value.

### 8.2.2 Register 10h (offset = 10h) [reset = 0h]

Figure 8-15. Register 10h

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED							RESERVED
R/W-0h							R/W-0h

Figure 8-16. Register 10h Field Descriptions

Bit	Field	Type	Reset	Description
15-1	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
0	HI_FREQ	R/W	0h	Analog input fast slew rate control 0: Normal slew rate 1: Fast slew rate. Fast analog input control enabled. Recommended for input frequencies >2MHz. See also HI_FREQ_EN.



### 8.2.3 Register 12h (offset = 12h) [reset = 2h]

**Figure 8-17. Register 12h**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				XOR_EN	DATA_LANES		
R/W-0h				R/W-0h	R/W-2h		

**Figure 8-18. Register 12h Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
3	XOR_EN	R/W	0h	Enables XOR operation on ADC conversion result. 0 : XOR operation is disabled 1 : ADC conversion result is bit-wise XOR with the PRBS bit by default
2-0	DATA_LANES	R/W	2h	Selects the number of output data lanes and number of data bits per output lane. 0 : ADC A and B data output on DOUTA and DOUTB respectively; 20 bits per ADC. 2 : ADC A and B data output on DOUTA and DOUTB respectively; 24 bits per ADC. 5 : ADC A and B data output on DOUTA; 20 bits per ADC. 7 : ADC A and B data output on DOUTA; 24 bits per ADC.

### 8.2.4 Register 13h (offset = 13h) [reset = 0h]

**Figure 8-19. Register 13h**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RAMP_INC_A				TP_MODE_A		TP_EN_A	RESERVED
R/W-0h				R/W-0h		R/W-0h	R/W-0h

**Figure 8-20. Register 13h Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-4	RAMP_INC_A	R/W	0h	Increment value for the ramp pattern output. The output ramp increments by N+1, where N is the value configured in this register.
3-2	TP_MODE_A	R/W	0h	Select digital test pattern for ADC A. 0 : Fixed pattern from the TP0_A register 1 : Fixed pattern from the TP0_A register 2 : Digital ramp output 3 : Alternate fixed pattern output from the TP0_A and TP1_A registers
1	TP_EN_A	R/W	0h	Enable digital test pattern for data corresponding to ADC A. 0 : Data output is the ADC conversion result 1 : Data output is the digital test pattern for ADC A
0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

### 8.2.5 Register 14h (offset = 14h) [reset = 0h]

**Figure 8-21. Register 14h**

15	14	13	12	11	10	9	8
TP0_A[15:0]							
R/W-0h							
7	6	5	4	3	2	1	0
TP0_A[15:0]							
R/W-0h							

**Figure 8-22. Register 14h Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TP0_A[15:0]	R/W	0h	Lower 16 bits of test pattern 0

### 8.2.6 Register 15h (offset = 15h) [reset = 0h]

**Figure 8-23. Register 15h**

15	14	13	12	11	10	9	8
TP1_A[7:0]							
R/W-0h							
7	6	5	4	3	2	1	0
TP0_A[23:16]							
R/W-0h							

**Figure 8-24. Register 15h Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	TP1_A[7:0]	R/W	0h	Lower eight bits of test pattern 1
7-0	TP0_A[23:16]	R/W	0h	Upper eight bits of test pattern 0

### 8.2.7 Register 16h (offset = 16h) [reset = 0h]

**Figure 8-25. Register 16h**

15	14	13	12	11	10	9	8
TP1_A[23:8]							
R/W-0h							
7	6	5	4	3	2	1	0
TP1_A[23:8]							
R/W-0h							

**Figure 8-26. Register 16h Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TP1_A[23:8]	R/W	0h	Upper 16 bits of test pattern 1

### 8.2.8 Register 18h (offset = 18h) [reset = 0h]

**Figure 8-27. Register 18h**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RAMP_INC_B				TP_MODE_B		TP_EN_B	RESERVED
R/W-0h				R/W-0h		R/W-0h	R/W-0h

**Figure 8-28. Register 18h Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-4	RAMP_INC_B	R/W	0h	Increment value for the ramp pattern output. The output ramp increments by N+1, where N is the value configured in this register.
3-2	TP_MODE_B	R/W	0h	Select digital test pattern for ADC B. 0 : Fixed pattern from the TP0_B register 1 : Fixed pattern from the TP0_B register 2 : Digital ramp output 3 : Alternate fixed pattern output from the TP0_B and TP1_B registers
1	TP_EN_B	R/W	0h	Enable digital test pattern for data corresponding to ADC B. 0 : Data output is the ADC conversion result 1 : Data output is the digital test pattern
0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

### 8.2.9 Register 19h (offset = 19h) [reset = 0h]

**Figure 8-29. Register 19h**

15	14	13	12	11	10	9	8
TP0_B[15:0]							
R/W-0h							
7	6	5	4	3	2	1	0
TP0_B[15:0]							
R/W-0h							

**Figure 8-30. Register 19h Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	TP0_B[15:0]	R/W	0h	Lower 16 bits of test pattern 0

**8.2.10 Register 1Ah (offset = 1Ah) [reset = 0h]**
**Figure 8-31. Register 1Ah**

15	14	13	12	11	10	9	8
TP1_B[7:0]							
R/W-0h							
7	6	5	4	3	2	1	0
TPO_B[23:16]							
R/W-0h							

**Figure 8-32. Register 1Ah Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	TP1_B[7:0]	R/W	0h	Lower eight bits of test pattern 1
7-0	TPO_B[23:16]	R/W	0h	Upper eight bits of test pattern 0

### 8.2.11 Register 33h (offset = 33h) [reset = 0h]

**Figure 8-33. Register 33h**

15	14	13	12	11	10	9	8
RESERVED		GE_CAL_EN3	RESERVED				
R/W-0h		R/W-0h	R/W-0h				
7	6	5	4	3	2	1	0
RESERVED	GE_CAL_EN2	RESERVED					
R/W-0h	R/W-0h	R/W-0h					

**Figure 8-34. Register 33h Field Descriptions**

Bit	Field	Type	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13	GE_CAL_EN3	R/W	0h	Global control for gain error calibration. 0 : Gain error calibration disabled for all channels 1 : Gain error calibration enabled for all channels
12-7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6	GE_CAL_EN2	R/W	0h	Global control for gain error calibration. 0 : Gain error calibration disabled for all channels 1 : Gain error calibration enabled for all channels
5-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

### 8.2.12 Register 34h (offset = 34h) [reset = 0h]

**Figure 8-35. Register 34h**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED			LAT_EN	RESERVED			
R/W-0h			R/W-0h	R/W-0h			

**Figure 8-36. Register 34h Field Descriptions**

Bit	Field	Type	Reset	Description
15-5	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
4	LAT_EN	R/W	0h	For ADS9219, set this field to 11b for optimum INL performance.
3-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

### 8.2.13 Register 90h (offset = 90h) [reset = 0h]

**Figure 8-37. Register 90h**

15	14	13	12	11	10	9	8
RESERVED	TS_LD	RESERVED					
R/W-0h	R/W-0h	R/W-0h					
7	6	5	4	3	2	1	0
RESERVED							
R/W-0h							

**Figure 8-38. Register 90h Field Descriptions**

Bit	Field	Type	Reset	Description
15	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
14	TS_LD	R/W	0h	Trigger to load temperature sensor output in address 0x91. Transition from 0 to 1 if this bit triggers the data load operation.
13-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

### 8.2.14 Register 91h (offset = 91h) [reset = 00h]

**Figure 8-39. Register 91h**

15	14	13	12	11	10	9	8
RESERVED						TEMPERATURE_SENSOR	
R/W-0h						R/W-0h	
7	6	5	4	3	2	1	0
TEMPERATURE_SENSOR							
R/W-0h							

**Figure 8-40. Register 91h Field Descriptions**

Bit	Field	Type	Reset	Description
15-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9-0	TEMPERATURE_SENSOR	R/W	0h	10-bit temperature sensor output. See the <a href="#">Temperature Sensor</a> section.

**8.2.15 Register C0h (offset = C0h) [reset = 0h]**

**Figure 8-41. Register C0h**

15	14	13	12	11	10	9	8
RESERVED			CLK1	OSR_INIT1		OSR_CLK	
R/W-0h			R/W-0h	R/W-0h	R/W-0h	R/W-0h	
7	6	5	4	3	2	1	0
OSR_CLK	RESERVED					PD_CH	
R/W-0h	R/W-0h					R/W-0h	

**Figure 8-42. Register C0h Field Descriptions**

Bit	Field	Type	Reset	Description
15-13	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
12	CLK1	R/W	0h	Selects the clock configuration based on output data-lanes. 0 : Configuration for DATA_LANES = 0 or 2 1 : Configuration for DATA_LANES = 5 or 7
11-10	OSR_INIT1	R/W	0h	Initialization for data averaging. 0 : Configuration for disabling data averaging 1 : Configuration for enabling data averaging
9-7	OSR_CLK	R/W	0h	Data output clock configuration for data averaging. See <a href="#">Table 7-4</a> for more details.
6-2	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
1-0	PD_CH	R/W	0h	Power-down control for the analog input channels. 0 : Normal operation 1 : ADC A powered down 2 : ADC B powered down 3 : ADC A and B powered down



### 8.2.16 Register C1h (offset = C1h) [reset = 0h]

**Figure 8-43. Register C1h**

15	14	13	12	11	10	9	8
RESERVED				PD_REF	RESERVED		DATA_RATE
R/W-0h				R/W-0h	R/W-0h		R/W-0h
7	6	5	4	3	2	1	0
RESERVED							CLK2
R/W-0h							R/W-0h

**Figure 8-44. Register C1h Field Descriptions**

Bit	Field	Type	Reset	Description
15-12	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
11	PD_REF	R/W	0h	ADC reference voltage source selection. 0 : Internal reference enabled. 1 : Internal reference disabled. Connect the external reference voltage to the REFIO pin.
10-9	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
8	DATA_RATE	R/W	0h	Select data rate for the data interface. 0 : Double data rate (DDR) 1 : Single data rate (SDR)
7-1	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
0	CLK2	R/W	0h	Select data rate for the data interface. 0 : Configuration for DATA_LANES = 2 or 7 1 : Configuration for DATA_LANES = 0 or 5

### 8.2.17 Register C4h (offset = C4h) [reset = 0h]

**Figure 8-45. Register C4h**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED		OSR_INIT2		RESERVED		OSR_INIT3	PD_CHIP
R/W-0h		R/W-0h		R/W-0h		R/W-0h	R/W-0h

**Figure 8-46. Register C4h Field Descriptions**

Bit	Field	Type	Reset	Description
15-6	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
5-4	OSR_INIT2	R/W	0h	Initialization for data averaging. 0 : Configuration for disabling data averaging 2 : Configuration for enabling data averaging
3-2	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
1	OSR_INIT3	R/W	0h	Initialization for data averaging. 0 : Configuration for disabling data averaging 1 : Configuration for enabling data averaging
0	PD_CHIP	R/W	0h	Full chip power-down control. 0 : Normal device operation 1 : Full device powered-down

8.2.18 Register C5h (offset = C5h) [reset = 0h]

Figure 8-47. Register C5h

15	14	13	12	11	10	9	8
RESERVED		HI_FREQ_EN	RESERVED			CLK3	RESERVED
R/W-0h		R/W-0h	R/W-0h			R/W-0h	R/W-0h
7	6	5	4	3	2	1	0
RESERVED	RD_CLK		RESERVED	CLK4		RESERVED	
R/W-0h	R/W-0h		R/W-0h	R/W-0h		R/W-0h	

Figure 8-48. Register C5h Field Descriptions

Bit	Field	Type	Reset	Description
15-14	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
13	HI_FREQ_EN	R/W	0h	Fast analog input slew rate enable. 0: Normal slew rate 1: Fast analog input control enabled. Recommended for input frequencies >2MHz. See also HI_FREQ.
12-10	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
9	CLK3	R/W	0h	Select data rate for the data interface. 0 : Configuration for DATA_LANES = 0 or 2 1 : Configuration for DATA_LANES = 5 or 7
8 - 7	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
6-5	RD_CLK	R/W	0h	Data output clock control for data averaging. See <a href="#">Data Averaging</a> for more details.
4	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
3 - 2	CLK4	R/W	0h	Clock configuration for ADS9217. See the <a href="#">Data Interface</a> section for details. Not applicable for ADS9219 and ADS9218. 0 : 24-bit 2-lane mode 3 : all other modes
1 - 0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

### 8.2.19 Register FBh (offset = FBh) [reset = 0h]

**Figure 8-49. Register FBh**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
RESERVED				NCO_SYSREF	XOR_MODE	CLK5	MIXER_EN
R/W-0h				R/W-0h	R/W-0h	R/W-0h	R/W-0h

**Figure 8-50. Register FBh Field Descriptions**

Bit	Field	Type	Reset	Description
15-4	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
3	NCO_SYSREF	R/W	0h	Set to 1b when applying periodic pulses on the SMPL_SYNC pin. 0: Synchronize the NCO with one pulse on the SMPL_SYNC pin. 1: Synchronize the NCO with the first pulse on the SMPL_SYNC pin when using periodic pulses.
2	XOR_MODE	R/W	0h	Selects the bit with which the ADC output data is XORed when XOR output mode is enabled. 0 : PRBS bit is output after the ADC LSB. ADC output data is XORed with the PRBS bit. 1 : ADC output data is XORed with the LSB of the conversion result.
1	CLK5	R/W	0h	Clock configuration for the ADS9219 and ADS9218. See the <a href="#">Data Interface</a> section for details. Not applicable for the ADS9217. 0 : 24-bit 2-lane SDR and DDR modes 1 : 24-bit 1-lane SDR and DDR modes
0	MIXER_EN	R/W	0h	0: Digital down converter disabled 1: Digital down converter enabled

**8.2.20 Register FCh (offset = FCh) [reset = 0h]**

**Figure 8-51. Register FCh**

15	14	13	12	11	10	9	8
NCO_PHASE_COUNT							
R/W-0h							
7	6	5	4	3	2	1	0
NCO_PHASE_COUNT							
R/W-0h							

**Figure 8-52. Register FCh Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	NCO_PHASE_COUNT[15:0]	R/W	0h	Lower 15 bits of the NCO phase count. See the <a href="#">Digital Down Converter</a> section.

**8.2.21 Register FDh (offset = FDh) [reset = 0h]**

**Figure 8-53. Register FDh**

15	14	13	12	11	10	9	8
NCO_FREQUENCY							
R/W-0h							
7	6	5	4	3	2	1	0
NCO_PHASE_COUNT							
R/W-0h							

**Figure 8-54. Register FDh Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	NCO_FREQUENCY[7:0]	R/W	0h	Lower eight bits of the NCO phase count. See the <a href="#">Digital Down Converter</a> section.
7-0	NCO_PHASE_COUNT[23:16]	R/W	0h	Higher eight bits of the NCO phase count. See the <a href="#">Digital Down Converter</a> section.

### 8.2.22 Register FEh (offset = FEh) [reset = 0h]

**Figure 8-55. Register FEh**

15	14	13	12	11	10	9	8
NCO_FREQUENCY							
R/W-0h							
7	6	5	4	3	2	1	0
NCO_FREQUENCY							
R/W-0h							

**Figure 8-56. Register FEh Field Descriptions**

Bit	Field	Type	Reset	Description
15-0	NCO_FREQUENCY	R/W	0h	Higher 16 bits of the NCO phase count. See the <a href="#">Digital Down Converter</a> section.

## 8.3 Register Bank 2

**Figure 8-57. Register Bank 2 Map**

ADD	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1Ch	RESERVED							CLK6	RESERVED							

**Table 8-3. Register Section/Block Access Type Codes**

Access Type	Code	Description
R	R	Read
W	W	Write
R/W	R/W	Read or write
Reset or Default Value		
-n		Value after reset or the default value

### 8.3.1 Register 1Ch (offset = 1Ch) [reset = 0h]

**Figure 8-58. Register 1Ch**

15	14	13	12	11	10	9	8
RESERVED							
R/W-0h							
7	6	5	4	3	2	1	0
CLK6		RESERVED					
R/W-0h		R/W-0h					

**Figure 8-59. Register 1Ch Field Descriptions**

Bit	Field	Type	Reset	Description
15-8	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.
7-6	CLK6	R/W	0h	Clock configuration for ADS9217. See the <a href="#">Data Interface</a> section for details. Not applicable for the ADS9219 and ADS9218. 0 : 24-bit 2-lane mode 3 : all other modes
5-0	RESERVED	R/W	0h	Reserved. Do not change from the default reset value.

## 9 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The ADS921x features an integrated ADC driver, low-latency, high-speed, low AC and DC errors, and low temperature drift. These features make the ADS921x a high-performance signal-chain for applications where precision measurements with low-latency are required. The following section gives an example circuit and recommendations for using the ADS921x device family in a data acquisition (DAQ) system.

### 9.2 Typical Applications

#### 9.2.1 Data Acquisition (DAQ) Circuit for $\leq 20\text{kHz}$ Input Signal Bandwidth

Figure 9-1 shows a 2-channel signal chain with minimum external components. This signal-chain significantly reduces solution size by driving the ADS921x with the 2-channel, fully differential amplifier (FDA) THS4552.




Figure 9-1. Data Acquisition (DAQ) Circuit for  $\leq 20\text{kHz}$  Input Signal Bandwidth

#### 9.2.1.1 Design Requirements

Table 9-1 lists the parameters for this typical application.

Table 9-1. Design Parameters

PARAMETER	VALUE
SNR	$\geq 92\text{dB}$
THD	$\leq -110\text{dB}$
Input signal frequency	$\leq 20\text{kHz}$



### 9.2.1.2 Detailed Design Procedure

Use the procedure discussed in this section for any ADS921x application circuit.

- All ADS921x applications require the supply decoupling as provided in the [Power Supply Recommendations](#) section.
- Make sure the values provided in this section meet the maximum throughput and input signal frequency design requirements given. Use a lower bandwidth signal chain when lower noise performance is required.

### 9.2.1.3 Application Curves

The following figures show the SNR and INL performance for the circuit in [Figure 9-1](#), respectively.





### 9.2.2 Data Acquisition (DAQ) Circuit for $\leq 100\text{kHz}$ Input Signal Bandwidth

Figure 9-4 shows a 2-channel signal chain with minimum external components. This signal-chain significantly reduces solution size by driving the ADS921x with the 2-channel, fully differential amplifier (FDA) THS4552.




Figure 9-4. Data Acquisition (DAQ) Circuit for  $\leq 100\text{kHz}$  Input Signal Bandwidth

#### 9.2.2.1 Design Requirements



Table 9-2 lists the parameters for this typical application.

Table 9-2. Design Parameters

PARAMETER	VALUE
SNR	$\geq 91\text{dB}$
THD	$\leq -110\text{dB}$
Input signal frequency	$\leq 100\text{kHz}$


### 9.2.2.2 Application Curves

The following figures show the FFT plots for the circuit in [Figure 9-4](#).



### 9.2.3 Data Acquisition (DAQ) Circuit for $\leq 1\text{MHz}$ Input Signal Bandwidth

[Figure 9-7](#) shows a 2-channel solution with minimum external components. This signal-chain significantly reduces signal-chain size by driving the ADS9219 with the [THS4541](#), which enables low-distortion performance with low power over wide signal bandwidth.



**Figure 9-7. Data Acquisition (DAQ) Circuit for  $\leq 1\text{MHz}$  Input Signal Bandwidth**

### 9.2.3.1 Design Requirements



Table 9-3 lists the parameters for this typical application.

**Table 9-3. Design Parameters**

PARAMETER	VALUE
SNR	≥ 80dB
THD	≤ -100dB
Input signal frequency	≤ 1MHz

### 9.2.3.2 Application Curves

The following figures show the FFT plots for the circuit in Figure 9-7.



### 9.3 Power Supply Recommendations

The ADS921x has three independent power supplies, AVDD\_5V and VDD\_1V8. The AVDD\_5V supply provides power to the ADC driver. The VDD\_1V8 provides power to the analog circuits and the digital interface. Set the AVDD\_5 and VDD\_1V8 supplies independently to voltages within the permissible range. Figure 9-10 shows how to decouple the power supplies.




Figure 9-10. Power-Supply Decoupling

## 9.4 Layout

### 9.4.1 Layout Guidelines

Figure 9-11 shows a board layout example for the ADS921x. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference signals away from noise sources. Use 0.1 $\mu$ F ceramic bypass capacitors in close proximity to the analog (AVDD\_5V and VDD\_1V8), and digital (VDD\_1V8) power-supply pins. Avoid placing vias between the power-supply pins and the bypass capacitors. Place the reference decoupling capacitor close to the device REFIO and REFM pins. Avoid placing vias between the REFIO pin and the bypass capacitors. Connect the GND and REFM pins to a ground plane using short, low-impedance paths.

### 9.4.2 Layout Example




Figure 9-11. Example Layout

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 Documentation Support

#### 10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [REF70 2 ppm/°C Maximum Drift, 0.23 ppm<sub>p-p</sub> 1/f Noise, Precision Voltage Reference](#), data sheet
- Texas Instruments, [THS4552 Dual-Channel, Low-Noise, Precision, 150-MHz, Fully Differential Amplifier](#), data sheet
- Texas Instruments, [THS4541 Negative Rail Input, Rail-to-Rail Output, Precision, 850-MHz Fully Differential Amplifier](#), data sheet

### 10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.3 Support Resources

TI E2E™ [support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 10.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

## 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


<b>Changes from Revision B (May 2024) to Revision C (April 2025)</b>	<b>Page</b>
• Changed ADS9217 and ADS9219 status to <i>Production Data</i> .....	1
• Changed <i>Wide input bandwidth</i> bullet in <i>Features</i> .....	1
• Added <i>Device Comparison Table</i> .....	3
• Added <i>Sampling Edge to Corresponding Data MSB Output Timing</i> diagram.....	12
• Changed timing diagrams to correct polarity of FCLKP with respect to SMPL_CLKP.....	12
• Changed <i>REFIO Voltage vs Temperature, AVDD_5V Current vs Temperature, VDD_1V8 Current vs Temperature</i> figures.....	15
• Added <i>Typical DNL</i> curve and changed THD from -111.5dB to -118dB in condition statement of <i>Typical FFT for <math>f_{IN} = 2kHz</math></i> and <i>Typical FFT for <math>f_{IN} = 100kHz</math></i> curves.....	17
• Changed power consumption value from 187mW/ch to 230mW/ch in <i>Overview</i> section.....	20
• Changed <i>Transfer Characteristics</i> table.....	21
• Changed <i>Data Averaging</i> section.....	23
• Added OSR_RD (0xC5[6:5]) register row to <i>Decimation Settings for the DDC</i> table.....	24
• Changed <i>Register Map Settings for Output Data Interface for the ADS9219 and ADS9218</i> table and changed <i>Data Interface</i> subsections.....	26
• Changed <i>Data Frame Width Composition With PRBS XOR Enabled</i> figure.....	27
• Changed <i>IOVDD</i> to <i>VDD_1V8</i> and <i>Single-Ended Sampling Clock</i> figure and <i>Data Output Latency</i> table in <i>ADC Sampling Clock Input</i> .....	30
• Changed <i>Reset</i> section.....	31
• Changed <i>Power-Down Options</i> section.....	31
• Changed <i>Initialization Sequence</i> section.....	31
• Changed 0Dh, 33h, C5h registers, added 10h, 34h registers, deleted F4h, F6h registers.....	39
• Changed descriptions for XOR_EN and DATA_LINES in register 12 of register bank 1.....	39
• Changed <i>Register Bank 2</i> .....	54
• Changed <i>Application Curves</i> section in <i>Data Acquisition (DAQ) Circuit for ≤20kHz Input Signal Bandwidth</i> application.....	56
• Changed <i>Typical FFT at 10MSPS/Channel: ADS9218</i> figure in <i>Application Curves</i> section.....	58
• Changed SNR value from 90.6dB to 93.3dB in <i>Typical FFT at 10MSPS/Channel: ADS9218</i> condition statement.....	59
• Changed <i>Power Supply Recommendations</i> section.....	60
• Changed <i>Example Layout</i> figure.....	61

<b>Changes from Revision A (April 2024) to Revision B (May 2024)</b>	<b>Page</b>
• Changed ADS9218 from <i>Advance Information</i> to <i>Production Data</i> .....	1

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 12.1 Mechanical Data




**RHA0040C**

## PACKAGE OUTLINE

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## EXAMPLE BOARD LAYOUT

**RHA0040C**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sl原因271](http://www.ti.com/lit/sl原因271)).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.


www.ti.com

## EXAMPLE STENCIL DESIGN

**RHA0040C**

**VQFN - 1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

**PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
<a href="#">ADS9217RHAR</a>	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9217
<a href="#">ADS9218RHAR</a>	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9218
ADS9218RHAR.A	Active	Production	VQFN (RHA)   40	2500   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9218
<a href="#">ADS9219RHAR</a>	Active	Production	VQFN (RHA)   40	4000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9219
ADS9219RHAR.A	Active	Production	VQFN (RHA)   40	4000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	ADS9219
<a href="#">PADS9219RHAR</a>	Active	Preproduction	VQFN (RHA)   40	4000   LARGE T&R	-	Call TI	Call TI	-40 to 125	
PADS9219RHAR.A	Active	Preproduction	VQFN (RHA)   40	4000   LARGE T&R	-	Call TI	Call TI	-40 to 125	

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS9217RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
ADS9218RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
ADS9219RHAR	VQFN	RHA	40	4000	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS9217RHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
ADS9218RHAR	VQFN	RHA	40	2500	367.0	367.0	35.0
ADS9219RHAR	VQFN	RHA	40	4000	367.0	367.0	35.0

## GENERIC PACKAGE VIEW


**RHA 40**

**VQFN - 1 mm max height**

6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225870/A


# RHA0040H



# PACKAGE OUTLINE

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4219055/B 08/22/2019

### NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# EXAMPLE BOARD LAYOUT


RHA0040H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:12X



SOLDER MASK DETAILS

4219055/B 08/22/2019

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

# EXAMPLE STENCIL DESIGN

RHA0040H

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE**  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 41:  
70% PRINTED SOLDER COVERAGE BY AREA  
SCALE:15X

4219055/B 08/22/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025