TPS7A92
- 1.0% accuracy over line, load, and temperature
- Low output noise: 4.6µVRMS (10Hz – 100kHz)
- Low dropout: 180mV (typical) at 2A
- Wide input voltage range: 1.4V to 6.5V
- Wide output voltage range: 0.8V to 5.2V
- High power-supply rejection ratio (PSRR):
- 60dB at DC
- 40dB at 100kHz
- 40dB at 1MHz
- Fast transient response
- Adjustable start-up in-rush control with selectable soft-start charging current
- Open-drain power-good (PG) output
- RθJC = 3.2°C/W
- Stable with a 22µF or larger ceramic output capacitor
- 2.5mm × 2.5mm, 10-pin WSON package
The TPS7A92 is a low-noise (4.6µVRMS), low-dropout (LDO) voltage regulator capable of sourcing 2A with only 180mV of maximum dropout.
The TPS7A92 output is adjustable with external resistors from 0.8V to 5.2V. The TPS7A92 wide input voltage range supports operation as low as 1.4V and up to 6.5V.
With 1% output voltage accuracy (over line, load, and temperature) and soft-start capabilities to reduce in-rush current, the TPS7A92 is designed for powering sensitive analog low-voltage devices [such as voltage-controlled oscillators (VCOs), analog-to-digital converters (ADCs), digital-to-analog converters (DACs), high-end processors, and field-programmable gate arrays (FPGAs)].
The TPS7A92 is designed to power noise-sensitive components such as components found in high-speed communication, video, medical, or test and measurement applications. The very low 4.6µVRMS output noise and wideband PSRR (40dB at 1MHz) minimizes phase noise and clock jitter. These features maximize performance of clocking devices, ADCs, and DACs.
您可能會感興趣的類似產品
功能相同,但針腳輸出與所比較的裝置不同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | TPS7A92 2A, High-Accuracy, Low-Noise LDO Voltage Regulator datasheet (Rev. C) | PDF | HTML | 2026/9/24 | ||
| 白皮書 | Demystifying LDO Turn-On (Start-Up) Time (Rev. B) | PDF | HTML | 2026/3/10 | |||
| 白皮書 | Reduce System Noise Using Parallel LDOs | PDF | HTML | 2025/11/3 | |||
| 白皮書 | Parallel LDO Architecture Design Using Ballast Resistors | PDF | HTML | 2022/12/14 | |||
| 白皮書 | Comprehensive Analysis and Universal Equations for Parallel LDO's Using Ballast | PDF | HTML | 2022/12/13 |
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
TPS7A91EVM-831 — 適用於類比的 TPS7A91 1A 低雜訊低輸入電壓低壓差 (LDO) 穩壓器評估模組
PARALLEL-LDO-CALC — Parallel low-dropout (LDO) calculator
並聯低壓差 (LDO) 計算器是以 Microsoft® Excel® 為基礎的工具,可為使用鎮流器電阻器的並聯 LDO 穩壓器提供最壞情況分析。此工具可幫助使用者判斷所需的並聯 LDO 穩壓器最小數量,以及適合系統要求集的最佳鎮流器電阻。
在並聯應用中使用的常用 LDO 穩壓器的產品規格書資訊會預先填入計算機中。使用者可根據自己的系統需求,評估最符合其系統需求的 LDO 穩壓器裝置。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| WSON (DSK) | 10 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。