TPS781
- Low IQ: 1µA
- 150mA, Low-Dropout Regulator with Pin-Selectable Dual Voltage Level Output
- Low Dropout: 200mV at 150mA
- 3% Accuracy Over Load/Line/Temperature
- Available in Dual-Level, Fixed Output Voltages from 1.5V to 4.2V Using Innovative Factory EPROM Programming
- Available in an Adjustable Version from 1.22V to 5.25V or a Dual-Level Output Version
- VSET Pin Toggles Output Voltage Between Two Factory-Programmed Voltage Levels
- Stable with a 1.0µF Ceramic Capacitor
- Thermal Shutdown and Overcurrent Protection
- CMOS Logic Level-Compatible Enable Pin
- Available in DDC (TSOT23-5) or DRV (2mm × 2mm SON-6) Package Options
- APPLICATIONS
- TI MSP430 Attach Applications
- Power Rails with Programming Mode
- Dual Voltage Levels for Power-Saving Mode
- Wireless Handsets, Smartphones, PDAs, MP3 Players, and Other Battery-Operated Handheld Products
All other trademarks are the property of their respective owners
The TPS781 family of low-dropout (LDO) regulators offer the benefits of ultralow power (IQ = 1µA), miniaturized packaging (2×2 SON-6), and selectable dual-level output voltage levels. An adjustable version is also available, but does not have the capability to shift voltage levels.
The VSET pin allows the end user to switch between two voltage levels on-the-fly through a microprocessor-compatible input. This LDO is designed specifically for battery-powered applications where dual-level voltages are needed. With ultralow IQ (1µA), microprocessors, memory cards, and smoke detectors are ideal applications for this device.
The ultralow-power and selectable dual-level output voltages allow designers to customize power consumption for specific applications. Designers can now shift to a lower voltage level in a battery-powered design when the microprocessor is in sleep mode, further reducing overall system power consumption. The two voltage levels are preset at the factory through a unique architecture using an EPROM. The EPROM technique allows for numerous output voltage options between VSET low (1.5V to 4.2V) and VSET high (2.0V to 3.0V) in the fixed output version only. See the table in this data sheet or consult with your local factory representative for exact voltage options and ordering information; minimum order quantities may apply.
The TPS781 series are designed to be compatible with the TI MSP430 and other similar products. The enable pin is compatible with standard CMOS logic. This LDO is stable with any output capacitor greater than 1.0µF. Therefore, implementations of this device require minimal board space because of miniaturized packaging and a potentially small output capacitor. The TPS781 series IQ (1µA) also come with thermal shutdown and current limit to protect the device during fault conditions. All packages have an operating temperature range of TJ = -40°C to +125°C. For high-performance applications requiring a dual-level voltage option, consider the TPS780 series, with an IQ of 500nA and dynamic voltage scaling.
您可能會感興趣的類似產品
功能相同，但針腳輸出與所比較的裝置不同。
技術文件
| 重要文件 | 類型 | 標題 | 格式選項 | 下載最新的英文版本 | 日期 | |
|---|---|---|---|---|---|---|
| * | 資料表 | 150mA, LDO Reg, Ultralow-Power, Iq 1uA w/ Pin-Selectable, Dual-Level Output Volt datasheet (Rev. B) | 2008/5/11 | |||
| 白皮書 | Understanding the Foundations of Quiescent Current in Linear Power Systems | 2021/2/18 | ||||
| 應用說明 | LDO Noise Demystified (Rev. B) | PDF | HTML | 2020/8/18 | |||
| 應用說明 | A Topical Index of TI LDO Application Notes (Rev. F) | 2019/6/27 | ||||
| 應用說明 | LDO PSRR Measurement Simplified (Rev. A) | PDF | HTML | 2017/8/9 |
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
TIDEP0024 — 使用 LPDDR2 的 AM437x 低功耗待機模式
此低功耗模式實作可將處理器功耗降至 0.1mW 以下，同時使 LPDDR2 記憶體維持在自我更新狀態，其功耗約為 1.6mW。該系統解決方案由 AM437x Sitara 處理器、LPDDR2 記憶體和 TPS65218 電源管理 IC 組成，並針對新的低功耗模式進行了最佳化，同時支援舊有的低功耗模式。透過關閉除 RTC 電源以外的所有處理器電源，將處理器功耗降至最低。包含電源控制在內的系統電源狀態轉換，可透過單一介面訊號（PMIC_PWR_EN 訊號）並配合 PMIC 暫存器設定來執行。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| SOT-23-THN (DDC) | 5 | Ultra Librarian |
| WSON (DRV) | 6 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。