TPS51200

現行

具 VTTREF 緩衝參考且適用 DDR2、DDR3、DDR3L 和 DDR4 的 3A 汲極/源極 DDR 終端穩壓器

立即訂購

產品規格表

document-pdfAcrobat TPS51200 Sink and Source DDR Termination Regulator datasheet (Rev. E) (英文) PDF | HTML

TPS51200

現行

產品規格表

立即訂購

產品詳細資料

Product type

DDR

Vin (min) (V)

1.1

Vin (max) (V)

3.5

Vout (max) (V)

1.8

Features

S3/S5 Support

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Iq (typ) (mA)

0.5

DDR memory type

DDR, DDR2, DDR3, DDR3L, DDR4, LPDDR2, LPDDR3

Product type

DDR

Vin (min) (V)

1.1

Vin (max) (V)

3.5

Vout (max) (V)

1.8

Features

S3/S5 Support

Rating

Catalog

Operating temperature range (°C)

-40 to 85

Iq (typ) (mA)

0.5

DDR memory type

DDR, DDR2, DDR3, DDR3L, DDR4, LPDDR2, LPDDR3

VSON (DRC)

9 mm² (3 mm × 3 mm)

Input voltage: supports 2.5v rail and 3.3v rail
VLDOIN voltage range: 1.1V to 3.5V
Sink and source termination regulator includes droop compensation
Requires minimum output capacitance of 20µF (Typically 3 × 10µF MLCCs) for memory termination applications (DDR)
PGOOD to monitor output regulation
EN Input
REFIN input allows for flexible input tracking either directly or through resistor divider
Remote sensing (VOSNS)
±10mA buffered reference (REFOUT)
Built-in soft start, UVLO, and OCL
Thermal shutdown
Supports DDR, DDR2, DDR3, DDR3L, low-power DDR3, and DDR4 VTT applications
10-Pin VSON package with thermal pad

Input voltage: supports 2.5v rail and 3.3v rail
VLDOIN voltage range: 1.1V to 3.5V
Sink and source termination regulator includes droop compensation
Requires minimum output capacitance of 20µF (Typically 3 × 10µF MLCCs) for memory termination applications (DDR)
PGOOD to monitor output regulation
EN Input
REFIN input allows for flexible input tracking either directly or through resistor divider
Remote sensing (VOSNS)
±10mA buffered reference (REFOUT)
Built-in soft start, UVLO, and OCL
Thermal shutdown
Supports DDR, DDR2, DDR3, DDR3L, low-power DDR3, and DDR4 VTT applications
10-Pin VSON package with thermal pad

The TPS51200 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.

The TPS51200 maintains a fast transient response and requires a minimum output capacitance of only 20µF. The TPS51200 supports a remote sensing function and all power requirements for DDR, DDR2, DDR3, DDR3L, Low-Power DDR3 and DDR4 VTT bus termination.

In addition, the TPS51200 provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.

The TPS51200 is available in the thermally efficient 10-pin VSON thermal pad package, and is rated both Green and Pb-free. It is specified from –40°C to +85°C.

The TPS51200 device is a sink and source double data rate (DDR) termination regulator specifically designed for low input voltage, low-cost, low-noise systems where space is a key consideration.

In addition, the TPS51200 provides an open-drain PGOOD signal to monitor the output regulation and an EN signal that can be used to discharge VTT during S3 (suspend to RAM) for DDR applications.

The TPS51200 is available in the thermally efficient 10-pin VSON thermal pad package, and is rated both Green and Pb-free. It is specified from –40°C to +85°C.

filter

尋找其它多通道 IC (PMIC)

下載觀看有字幕稿的影片影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 22

重要文件	類型	標題	格式選項	日期
*	資料表	TPS51200 Sink and Source DDR Termination Regulator datasheet (Rev. E)	PDF \| HTML	2025/9/5
	應用說明	LDO Noise Demystified (Rev. B)	PDF \| HTML	2020/8/18
	應用說明	DDR VTT Power Solutions: A Competitive Analysis (Rev. A)		2020/7/9
	應用說明	Point-of-Load Solutions for Data Center App Implementing VR13.HC Vccin Spec (Rev. A)	PDF \| HTML	2020/1/8
	選擇指南	Power Management Guide 2018 (Rev. R)		2018/6/25
	應用說明	LDO PSRR Measurement Simplified (Rev. A)	PDF \| HTML	2017/8/9
	使用指南	TI Power Reference Design for Xilinx® Zynq 7000 (ZC702) (Rev. A)		2014/12/16
	測試報告	TI Power Reference Design for Xilinx® Kintex®-7 (KC705) (Rev. A)		2014/12/16
	測試報告	TI Power Reference Design for Xilinx(R) Virtex(R)-7 (VC709) (Rev. A)		2014/12/16
	測試報告	PMP7977 Test Results (Rev. A)		2014/6/11
	測試報告	TI Power Reference Design for Xilinx® Artix®-7 (AC701)		2014/5/12
	使用指南	PMP7977 User's Guide		2013/9/11
	更多文件說明	Computing DDR DC-DC Power Solutions		2012/8/22
	應用說明	Power Ref Design for TMS320C6472, 12-Vin Digital Pwr Cntrlrs, and LDOs (Rev. A)		2010/5/24
	應用說明	Pwr Ref Design f/'C6472 12-Vin Digital Pwr Controllers and LDOs		2010/4/28
	應用說明	Power Two Xilinx(TM) LX240 Virtex-6(TM) Devices		2010/4/20
	應用說明	Power Ref Design for TMS320C6472 5Vin DC/DC Converters (1x C6472)		2010/3/31
	應用說明	'C6472 12Vin Flexible Pwr Design Using DCDC Controllers and LDOs (8x C6472)		2010/3/26
	應用說明	TMS320C6472 5V Input Pwr Design, Integrated FET DC/DC Converters and Controllers		2010/3/26
	應用說明	Power Reference Design for the 'C6472, 12V DCDC Controllers, and LDOs		2010/3/26
	白皮書	Spartan 6 LX150T Modular Solution		2009/10/14
	使用指南	Virtex 6 LX130T Module design		2009/8/27

設計與開發

電源供應解決方案

探索包括 TPS51200 的解決方案。TI 提供適用於 TI 與非 TI 之系統單晶片 (SoC)、處理器、微控制器、感測器或現場可編程邏輯閘陣列 (FPGA) 的電源供應解決方案。

檢視解決方案

開發板

TPS51200EVM — TPS51200 汲極源極 DDR 終端穩壓器

TPS51200EVM 評估板 HPA322A 旨在評估 TI 成本最佳化的 DDR/DDR2/DDR3/LP DDR3 VTT 終端穩壓器 TPS51200 的性能和特性。TPS51200 旨在為 DDR 記憶體提供適當的終止電壓與 10-mA 緩衝參考電壓，該電壓涵蓋 DDR (2.5 V/1.25 V)、DDR2 (1.8 V/0.9 V)、DDR3 (1.5 V/0.75 V)、LP DDR3 (1.2 V/0.6 V) 規格，且僅需最少外部零組件。

使用指南: PDF

支援產品和硬體

有庫存

限制：

登入以進行訂購

lock

登入以檢視庫存

??asset.out-of-stock-ti_zh_TW??

無法提供

模擬型號