產品詳細資料

Features In-system programming, PWM, Pattern generator, Temp. Sensor Number of GPIOs 18 LUTs 20 Analog comparators 8 Interface type General purpose, SPI, I2C Digital flip-flops 19 State machine 8-state PWM (Ch) 4 Shift registers 4 Counters 16-bit / 2, 8-bit / 8 Number of oscillators 3 Rating Catalog Operating temperature range (°C) -40 to 125
Features In-system programming, PWM, Pattern generator, Temp. Sensor Number of GPIOs 18 LUTs 20 Analog comparators 8 Interface type General purpose, SPI, I2C Digital flip-flops 19 State machine 8-state PWM (Ch) 4 Shift registers 4 Counters 16-bit / 2, 8-bit / 8 Number of oscillators 3 Rating Catalog Operating temperature range (°C) -40 to 125
UQFN (RJY) 20 6 mm² (3 mm × 2 mm) VSSOP (DGS) 20 24.99 mm² (5.1 mm × 4.9 mm)
  • Operating characteristics
    • Extended temperature range: -40°C to 125°C
    • Wide supply voltage range: 1.71V to 5.5V
  • Configurable macro-cells
    • 2-, 3-, and 4-bit lookup tables (LUT)
    • D-type flip-flops and latches with and without reset/set option
    • 8-bit shift register
    • 16-bit pattern generator
    • 8-state state machine
    • Counters and delay generators
    • PWM generators
    • Watchdog timer
    • Programmable deglitch filter or edge detector
    • Discrete analog comparators
    • Multi-channel sampling analog comparator with multi-voltage reference select
    • Voltage reference and Analog temperature sensor
    • Analog multiplexers
    • Oscillators
  • Flexible digital I/O features
    • All digital signals can be routed to any GPIO
    • Digital input modes: digital in with and without Schmitt-trigger, low-voltage digital in
    • Digital output modes: push-pull, open-drain NMOS, tri-state
  • Development tools
    • TPLD2001 evaluation module
    • TPLD programmer
    • InterConnect Studio
  • In-line programming capable
  • Operating characteristics
    • Extended temperature range: -40°C to 125°C
    • Wide supply voltage range: 1.71V to 5.5V
  • Configurable macro-cells
    • 2-, 3-, and 4-bit lookup tables (LUT)
    • D-type flip-flops and latches with and without reset/set option
    • 8-bit shift register
    • 16-bit pattern generator
    • 8-state state machine
    • Counters and delay generators
    • PWM generators
    • Watchdog timer
    • Programmable deglitch filter or edge detector
    • Discrete analog comparators
    • Multi-channel sampling analog comparator with multi-voltage reference select
    • Voltage reference and Analog temperature sensor
    • Analog multiplexers
    • Oscillators
  • Flexible digital I/O features
    • All digital signals can be routed to any GPIO
    • Digital input modes: digital in with and without Schmitt-trigger, low-voltage digital in
    • Digital output modes: push-pull, open-drain NMOS, tri-state
  • Development tools
    • TPLD2001 evaluation module
    • TPLD programmer
    • InterConnect Studio
  • In-line programming capable

The TPLD2001 is part of the TI Programmable Logic Device (TPLD) family of devices that feature versatile programmable logic ICs with combinational logic, sequential logic, and analog blocks. TPLD provides an integrated, compact, low power design to implement common system functions, such as timing delays, voltage monitors, system resets, power sequencers, I/O expanders, and more. This cost-optimized device offers a rich set of functionality in a small form factor, supports an extended temperature range from -40°C to 125°C, and operates with supply voltages ranging from 1.71V to 5.5V.

System designers can create circuits and configure the macro-cells, I/O pins, and interconnections by temporarily emulating the non-volatile memory or by permanently programming the one-time programmable (OTP) via InterConnect Studio. The TPLD2001 is supported by an extensive hardware and software ecosystem with application notes, reference designs and design examples. Visit ti.com for more information and access to design tools.

The TPLD2001 is part of the TI Programmable Logic Device (TPLD) family of devices that feature versatile programmable logic ICs with combinational logic, sequential logic, and analog blocks. TPLD provides an integrated, compact, low power design to implement common system functions, such as timing delays, voltage monitors, system resets, power sequencers, I/O expanders, and more. This cost-optimized device offers a rich set of functionality in a small form factor, supports an extended temperature range from -40°C to 125°C, and operates with supply voltages ranging from 1.71V to 5.5V.

System designers can create circuits and configure the macro-cells, I/O pins, and interconnections by temporarily emulating the non-volatile memory or by permanently programming the one-time programmable (OTP) via InterConnect Studio. The TPLD2001 is supported by an extensive hardware and software ecosystem with application notes, reference designs and design examples. Visit ti.com for more information and access to design tools.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 18
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 TPLD2001 Programmable Logic Device with 18-GPIO and Selectable I2 C/SPI datasheet (Rev. B) PDF | HTML 2026/7/1
應用說明 TPLD1202 Application in BMS System PDF | HTML 2026/7/30
應用說明 TPLD Application in DC-DC Design PDF | HTML 2026/7/28
應用說明 TPLD In OSFP (Octal Small Form Factor Pluggable) Host and Module Controllers PDF | HTML 2026/7/22
Application brief Safety-Toggle Off Circuit for Robotics Applications using TPLD PDF | HTML 2026/7/22
Application brief PWM Generators in TI Programmable Logic Devices (Rev. A) PDF | HTML 2026/6/15
Application brief Optimizing Wearable Electronics with TI's Programmable Logic Devices PDF | HTML 2026/4/20
應用說明 Inline Programming for TPLDs that have Inline Programming Capability PDF | HTML 2026/4/9
應用說明 Open-Drain Output and Power Consumption Using TI Programmable Logic Devices (TPLD) PDF | HTML 2026/1/20
Application brief Using a Watchdog Timer Within TPLD PDF | HTML 2026/1/6
Application brief 25MHz Operation with TI's Programmable Logic Devices (TPLD) PDF | HTML 2026/1/2
應用說明 Low Power Operation in TI Programmable Logic Devices (TPLD) PDF | HTML 2025/12/31
Application brief Power Line Communication (PLC) with TI's Programmable Logic Devices (TPLD) PDF | HTML 2025/12/18
應用說明 Up and Down Translation in TI’s Programmable Logic Devices (TPLD) PDF | HTML 2025/11/6
應用說明 TPLD Devices Managing Smart RGB LEDs PDF | HTML 2025/10/30
Application brief Multiplexers in TI Programmable Logic Devices PDF | HTML 2025/6/2
Application brief Analog Voltage Detection in TI Programmable Logic Devices PDF | HTML 2025/6/2
Application brief Edge and Frequency Detection in TI Programmable Logic Devices PDF | HTML 2025/5/30

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

TPLD2001-DGS-EVM — TPLD2001 評估模組(DGS 封裝)

TPLD2001DGS 評估模組 (EVM) 屬於 TI 可編程邏輯裝置 (TPLD) 系列,該系列具備多功能可編程邏輯 IC,整合了組合邏輯、順序邏輯及混合訊號功能,提供小體積、低功耗的整合性設計,用以執行常見的系統功能,例如定時延遲、電壓監控、系統重設、電源序列器及 I/O 擴展器。

TPLD2001 可協助使用者配置 TPLD2001DGS 產品,且不需將產品焊接至電路板。使用者可運用 InterConnect Studio (ICS) 進行快速評估、開發、模擬和編程設計工作。編程後,即可從插座中移除 TPLD 裝置,並將其置於使用者的系統中。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發板

TPLD2001-RJY-EVM — TPLD2001 評估模組(RJY 封裝)

TPLD2001RJY 評估模組 (EVM) 屬於 TI 可編程邏輯裝置 (TPLD) 系列,該系列具備多功能可編程邏輯 IC,整合了組合邏輯、順序邏輯及混合訊號功能,提供小體積、低功耗的整合性設計,用以執行常見的系統功能,例如定時延遲、電壓監控、系統重設、電源序列器及 I/O 擴展器。

TPLD2001 可協助使用者配置 TPLD2001RJY 產品,且不需將產品焊接至電路板。使用者可運用 InterConnect Studio (ICS) 進行快速評估、開發、模擬和編程設計工作。編程後,即可從插座中移除 TPLD 裝置,並將其置於使用者的系統中。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
IDE、配置、編譯器或偵錯程式

INTERCONNECT-STUDIO — InterConnect Studio

InterConnect Studio (ICS) 是一款易於使用的圖形介面工具,可搭配 TI 的可編程邏輯裝置 (TPLD) 使用。軟體提供直覺的拖放介面,可在幾分鐘內輕鬆設計、模擬、配置 TPLD 並對其進行編程。此獨立工具適用於多種作業系統,而線上版本則支援從任何位置進行 TPLD 開發。

支援產品和硬體
線上培訓

TPLD-ACADEMY — Training resources related to InterConnect Studio and TPLD

Training resources related to InterConnect Studio and TPLD
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
UQFN (RJY) 20 Ultra Librarian
VSSOP (DGS) 20 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片