TMUX7436F

現行

產品詳細資料

Configuration 2:1 SPDT Number of channels 2 Power supply voltage - single (V) 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 8.3 CON (typ) (pF) 30 ON-state leakage current (max) (µA) 0.027 Supply current (typ) (µA) 26 Bandwidth (MHz) 220 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Overvoltage protection, Powered-off protection Input/output continuous current (max) (A) 0.1265 Rating Catalog Drain supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -22
Configuration 2:1 SPDT Number of channels 2 Power supply voltage - single (V) 12, 16, 20, 36, 44 Power supply voltage - dual (V) +/-10, +/-15, +/-18, +/-22, +/-5 Protocols Analog Ron (typ) (Ω) 8.3 CON (typ) (pF) 30 ON-state leakage current (max) (µA) 0.027 Supply current (typ) (µA) 26 Bandwidth (MHz) 220 Operating temperature range (°C) -40 to 125 Features 1.8-V compatible control inputs, Break-before-make, Fail-safe logic, Overvoltage protection, Powered-off protection Input/output continuous current (max) (A) 0.1265 Rating Catalog Drain supply voltage (max) (V) 44 Negative rail supply voltage (max) (V) -22
TSSOP (PW) 16 32 mm² (5 mm × 6.4 mm)
  • Wide supply voltage range:
    • Single supply: 8 V to 44 V
    • Dual supply: ±5 V to ±22 V
  • Integrated fault protection:
    • Overvoltage protection, source to supplies or source to drain: ±85 V
    • Overvoltage protection: ±60 V
    • Powered-off protection: ±60 V
    • Interrupt flags to indicate fault status
    • Output open circuited during fault
  • Latch-up immunity by device construction
  • 6 kV human body model (HBM) ESD rating
  • Low On-Resistance: 8.6 Ω typical
  • Flat On-Resistance: 10 mΩ typical
  • 1.8-V Logic capable
  • Failsafe logic: up to 44 V independent of supply

  • Industry-standard TSSOP and smaller WQFN packages
  • Wide supply voltage range:
    • Single supply: 8 V to 44 V
    • Dual supply: ±5 V to ±22 V
  • Integrated fault protection:
    • Overvoltage protection, source to supplies or source to drain: ±85 V
    • Overvoltage protection: ±60 V
    • Powered-off protection: ±60 V
    • Interrupt flags to indicate fault status
    • Output open circuited during fault
  • Latch-up immunity by device construction
  • 6 kV human body model (HBM) ESD rating
  • Low On-Resistance: 8.6 Ω typical
  • Flat On-Resistance: 10 mΩ typical
  • 1.8-V Logic capable
  • Failsafe logic: up to 44 V independent of supply

  • Industry-standard TSSOP and smaller WQFN packages

The TMUX7436F is a complementary metal-oxide semiconductor (CMOS) analog multiplexer with latch-up immunity in a dual channel, 2:1 configuration. The device works well with dual supplies (±5 V to ±22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as VDD = 12 V, VSS = –5  V). The overvoltage protection is available in powered and powered-off conditions, making the TMUX7436F device suitable for applications where power supply sequencing cannot be precisely controlled.

The device blocks fault voltages up to +60 V or −60 V relative to ground in powered and powered-off conditions. When no power supplies are present, the switch channels remain in the OFF state regardless of switch input conditions, and any control signal present on the logic pins is ignored. If the signal path input voltage on any Sx pin exceeds the supply voltage (VDD or VSS) by a threshold voltage (VT), then the channel turns OFF and the Sx pin becomes high impedance. The drain pin (Dx) is either pulled to the fault supply voltage that was exceeded or left floating depending on the DR control logic. The TMUX7436F device provides two active-low interrupt flags (FF and SF) to provide details of the fault and help system diagnostics. The FF flag indicates if any of the source inputs are experiencing a fault condition, while the SF flag is used to decode which specific inputs are experiencing a fault condition.

The TMUX7436F is a complementary metal-oxide semiconductor (CMOS) analog multiplexer with latch-up immunity in a dual channel, 2:1 configuration. The device works well with dual supplies (±5 V to ±22 V), a single supply (8 V to 44 V), or asymmetric supplies (such as VDD = 12 V, VSS = –5  V). The overvoltage protection is available in powered and powered-off conditions, making the TMUX7436F device suitable for applications where power supply sequencing cannot be precisely controlled.

The device blocks fault voltages up to +60 V or −60 V relative to ground in powered and powered-off conditions. When no power supplies are present, the switch channels remain in the OFF state regardless of switch input conditions, and any control signal present on the logic pins is ignored. If the signal path input voltage on any Sx pin exceeds the supply voltage (VDD or VSS) by a threshold voltage (VT), then the channel turns OFF and the Sx pin becomes high impedance. The drain pin (Dx) is either pulled to the fault supply voltage that was exceeded or left floating depending on the DR control logic. The TMUX7436F device provides two active-low interrupt flags (FF and SF) to provide details of the fault and help system diagnostics. The FF flag indicates if any of the source inputs are experiencing a fault condition, while the SF flag is used to decode which specific inputs are experiencing a fault condition.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
TMUX6236 現行 具備閂鎖耐受及 1.8V 邏輯的 36V、低 RON、2:1 (SPDT) 雙通道精密開關 Replacement without fault protection and 36V supply
TMUX7236 現行 具備閂鎖耐受及 1.8V 邏輯的 44V、低 RON、2:1 (SPDT) 雙通道精密開關 Replacement without fault protection and 44V supply
功能相同,但針腳輸出與所比較的裝置不同。
TMUX1136 現行 3pA 開啟狀態漏電流、5V、2:1、雙通道精密類比開關 Same functionality without fault protection and 5V supply

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 TMUX7436F ±60 V Fault-Protected, Dual 2:1 MultiplexerWith Latch-Up Immunity and 1.8 V Logic datasheet (Rev. A) PDF | HTML 2022/11/18
Application brief How to Protect a Multi-Channel RTD System using Fault Protected Multiplexers (Rev. A) PDF | HTML 2024/8/8
應用說明 Protecting and Maintaining Signal Integrity in PLC Systems (Rev. A) PDF | HTML 2024/7/22

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

介面轉接器

LEADED-ADAPTER1 — 適用於快速測試 TI 的 5、8、10、16 及 24 針腳引線封裝的表面貼裝至 DIP 接頭適配器

EVM-LEADED1 板可用於快速測試和搭建 TI 常見的有引腳封裝  此電路板具備板上配置,可將 TI 的 D、DBQ、DCT、DCU、DDF、DGS、DGV 和 PW 表面黏著封裝轉換為 100mil DIP 排針。     

使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
介面轉接器

LEADLESS-ADAPTER1 — 用於測試 TI 的 6、8、10、12、14、16 和 20 針腳無引線封裝的表面貼裝至 DIP 接頭適配器

EVM-LEADLESS1 電路板允許快速測試和麵包板搭建 TI 常見的無引腳封裝。  此電路板具有封裝設計,可將 TI 的 DRC、DTP、DQE、RBW、RGY、RSE、RSV、RSW、RTE、RTJ、RUK、RUC、RUG、RUM、RUT 和 YZP 表面黏著封裝轉換為 100mil DIP 接頭。
使用指南: PDF
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

TMUX7436F IBIS Model

SCDM304.ZIP (34 KB) - IBIS 模型
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 16 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片