THS4541-Q1
- AEC-Q100 qualified for automotive applications:
- Temperature grade 1: –40°C to +125°C, TA
- Bandwidth: 500MHz (G = 2V/V)
- Gain bandwidth product: 850MHz
- Slew rate: 1500V/µs
- HD2: –95dBc at 10MHz (2VPP, RL = 500Ω)
- HD3: –90dBc at 10MHz (2VPP, RL = 500Ω)
- Input voltage noise: 2.2nV/√Hz (f > 100kHz)
- Low offset drift: ±0.5µV/°C (typ)
- Negative rail input (NRI)
- Rail-to-rail output (RRO)
- Power supply:
- Single-supply voltage range: 2.7V to 5.4V
- Split-supply voltage range: ±1.35V to ±2.7V
- Quiescent current: 10.1mA (5V supply)
- Power-down capability: 2µA (typ)
The THS4541-Q1 is a low-power, voltage-feedback, fully differential amplifier (FDA) with an input common-mode range less than the negative rail, and rail-to-rail output. Designed for low-power data acquisition systems where high density is critical in a high-performance analog-to-digital converter (ADC) or digital-to-analog converter (DAC) interface design.
The THS4541-Q1 features the negative-rail input required when interfacing a dc-coupled, ground-centered, source signal. This negative-rail input, with rail-to-rail output, allows for an easy interface between single-ended, ground-referenced, bipolar signal sources and a wide variety of successive approximation register (SAR), delta-sigma (ΔΣ), or pipeline ADCs using only a single 2.7V to 5.4V power supply.
The THS4541-Q1 is characterized for operation over the wide temperature range of –40°C to +125°C and is available in a 16-pin VQFN package, both with and without wettable flanks. The package with wettable flanks eases post-assembly visual inspection and is available as the THS4541W-Q1.
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
THS4541RGTEVM — 採用 RGT 封裝的 THS4541 評估模組
THS4541RGT EVM 是一款採用 RGT 封裝的單 THS4541 放大器評估模組。此評估模組可快速且輕鬆地展示放大器的功能性和多元用途。EVM 隨時可透過板載連接器來連接電源、訊號源和測試儀器。EVM 已配置為可透過其輸入與輸出,輕鬆連接常見的 50-Ω 實驗室設備。該放大器配置為單端輸入,增益為 2V/V,並在裝置引腳處輸出差動訊號,透過變壓器轉換為單端輸出。該模組可輕鬆配置為其他功能、增益及單電源供電或分離式電源供電運作。
DEV-ADC34J22 — DEV-ADC34J22 評估模組
The DEV-ADC34J22 is a four-channel, 50MSPS ADC Module designed to integrate with Altera’s HSMC standard. The DEV-ADC34J22 features TI’s new JESD204B compliant ADC34J22 Analog Digital Converter (ADC), with clocking conditioning using TI’s LMK04828 jitter cleaner. It provides (...)
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。
在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
TINA-TI — 基於 SPICE 的類比模擬程式
TIDA-00294 — Dallas Logic Corp 高性能主動介面,適用於高速 ADC 參考設計
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VQFN (RGT) | 16 | Ultra Librarian |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中的可靠性監測
- 晶圓廠位置
- 組裝地點