首頁 介面 I2C、I3C 與 SPI IC I2C 與 I3C 位準移位器、緩衝器與集線器

TCA9517

現行

具斷電高阻抗的 2 位元位準轉換 400 kHz I2C/SMBus 緩衝器/中繼器

現在提供此產品的更新版本

open-in-new 比較替代產品
具備升級功能,可直接投入使用替代所比較的裝置。
TCA9517A 現行 具斷電高阻抗的 2 位元位準轉換 400 kHz I2C/SMBus 緩衝器/中繼器 P2P with a higher contention level threshold

產品詳細資料

Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
Features Buffer, Enable pin Protocols I2C Frequency (max) (MHz) 0.4 VCCA (min) (V) 0.9 VCCA (max) (V) 5.5 VCCB (min) (V) 2.7 VCCB (max) (V) 5.5 Supply restrictions VCCA <= VCCB Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 8 29.4 mm² (4.9 mm × 6 mm) VSSOP (DGK) 8 14.7 mm² (3 mm × 4.9 mm)
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)
  • Two-Channel Bidirectional Buffer
  • I2C Bus and SMBus Compatible
  • Operating Supply Voltage Range of 0.9 V to 5.5 V on A-side
  • Operating Supply Voltage Range of 2.7 V to 5.5 V on B-side
  • Voltage-Level Translation From 0.9 V - 5.5 V to 2.7 V - 5.5 V
  • Footprint and Functional Replacement for PCA9515B
  • Active-High Repeater-Enable Input
  • Open-Drain I2C I/O
  • 5.5-V Tolerant I2C and Enable Input Support Mixed-Mode Signal Operation
  • Accommodates Standard Mode and Fast Mode I2C Devices and Multiple Masters
  • High-Impedance I2C Pins When Powered-Off
  • Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
  • ESD Protection Exceeds JESD 22
    • 5500 V Human-Body Model (A114-A)
    • 200 V Machine Model (A115-A)
    • 1000 V Charged-Device Model (C101)

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

The TCA9517 is a bidirectional buffer with level shifting capabilities for I2C and SMBus systems. It provides bidirectional voltage-level translation (up-translation/down-translation) between low voltages (down to 0.9 V) and higher voltages (2.7 V to 5.5 V) in mixed-mode applications. This device enables I2C and SMBus systems to be extended without degradation of performance, even during level shifting.

The TCA9517 buffers both the serial data (SDA) and the serial clock (SCL) signals on the I2C bus, thus allowing two buses of up to 400-pF bus capacitance to be connected in an I2C application.

The TCA9517 has two types of drivers: A-side drivers and B-side drivers. All inputs and I/Os are over-voltage tolerant to 5.5 V, even when the device is unpowered (VCCB and/or VCCA = 0 V).

The type of buffer design on the B-side prevents it from being used in series with devices which use static voltage offset. This is because these devices do not recognize buffered low signals as a valid low and do not propagate it as a buffered low again.

The B-side drivers operate from 2.7 V to 5.5 V. The output low level for this internal buffer is approximately 0.5 V, but the input voltage must be 70 mV or more below the output low level when the output internally is driven low. The higher-voltage low signal is called a buffered low. When the B-side I/O is driven low internally, the low is not recognized as a low by the input. This feature prevents a lockup condition from occurring when the input low condition is released.

The A-side drivers operate from 0.9 V to 5.5 V and drive more current. They do not require the buffered low feature (or the static offset voltage). This means that a low signal on the B-side translates to a nearly 0 V low on the A-side, which accommodates smaller voltage swings of lower-voltage logic. The output pulldown on the A-side drives a hard low, and the input level is set at 0.3 × VCCA to accommodate the need for a lower low level in systems where the low-voltage-side supply voltage is as low as 0.9 V.

The A-side of two or more TCA9517 s can be connected together, allowing many topographies (See Figure 8 and Figure 9 ), with the A-side as the common bus. Also, the A-side can be connected directly to any other buffer with static- or dynamic-offset voltage. Multiple TCA9517 s can be connected in series, A-side to B-side, with no buildup in offset voltage and with only time-of-flight delays to consider. The TCA9517 cannot be connected B-side to B-side, because of the buffered low voltage from the B-side. The B-side cannot be connected to a device with rise time accelerators.

VCCA is only used to provide the 0.3 × VCCA reference to the A-side input comparators and for the power-good-detect circuit. The TCA9517 logic and all I/Os are powered by the VCCB pin.

As with the standard I2C system, pullup resistors are required to provide the logic-high levels on the buffered bus. The TCA9517 has standard open-drain configuration of the I2C bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with Standard mode and Fast mode I2C devices in addition to SMBus devices. Standard mode I2C devices only specify 3 mA in a generic I2C system, where Standard mode devices and multiple masters are possible. Under certain conditions, higher termination currents can be used.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
針腳對針腳的功能與所比較的裝置相同。
TCA9803 現行 具內部 3-mA 電流來源的 2 位元位準轉換 400-kHz I2C/SMBus 緩衝器/中繼器 This pin-to-pin device has improved performance (better signal integrity, faster rise times, slew rate control) and reduces external components required

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 10
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 TCA9517 Level-Shifting I2C Bus Repeater datasheet (Rev. D) PDF | HTML 2017/7/28
應用說明 Understanding Transient Drive Strength vs. DC Drive Strength in Level-Shifters (Rev. A) PDF | HTML 2024/7/3
應用說明 I2C Dataline Handoff Delay PDF | HTML 2021/7/14
應用說明 Why, When, and How to use I2C Buffers 2018/5/23
技術文章 Quick fixes to common I2C headaches PDF | HTML 2017/4/24
應用說明 Choosing the Correct I2C Device for New Designs PDF | HTML 2016/9/7
選擇指南 I2C Infographic Flyer 2015/12/3
應用說明 Understanding the I2C Bus PDF | HTML 2015/6/30
應用說明 Maximum Clock Frequency of I2C Bus Using Repeaters 2015/5/15
應用說明 I2C Bus Pull-Up Resistor Calculation PDF | HTML 2015/2/13

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

DS90UH981-Q1EVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux981-Q1EVM 是用於評估 DS90Ux981-Q1 MIPI DSI 至 FPD-Link IV 串聯器的評估模組。  DS90Ux981-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。2 個 MIPI DSI 連接埠輸出與 MIPI DSI v1.3.1 和 DPHY v1.2 相容,速度可達每通道 2.5Gbps,FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux981-Q1EVM 的 FPD-Link 互連是一款車用 (...)
支援產品和硬體
開發板

DS90UH981-Q1MEVM — DS90UH981-Q1 DSI 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux981-Q1MEVM 是用於評估 DS90Ux981-Q1 MIPI DSI 至 FPD-Link IV 串聯器的評估模組。  DS90Ux981-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。2 個 MIPI DSI 連接埠輸出與 MIPI DSI v1.3.1 和 DPHY v1.2 相容,速度可達每通道 2.5Gbps,FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux981-Q1MEVM 的 FPD-Link (...)
支援產品和硬體
開發板

DS90UH983-Q1EVM — DS90UH983-Q1 DisplayPort 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux983-Q1EVM 是用於評估 DS90Ux983-Q1 DisplayPort 至 FPD-Link IV 串聯器的評估模組。DS90Ux983-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。DisplayPort 輸入與 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux983-Q1EVM 的 FPD-Link 互連是一款車用 Rosenberger (...)
支援產品和硬體
開發板

DS90UH983-Q1MEVM — DS90UH983-Q1 DisplayPort 至 FPD-Link IV 橋接串聯器評估模組

DS90Ux983-Q1EVM 是用於評估 DS90Ux983-Q1 DisplayPort 至 FPD-Link IV 串聯器的評估模組。  DS90Ux983-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。DisplayPort 輸入與 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux983-Q1MEVM 的 FPD-Link 互連為車用 12 路 Molex (...)
支援產品和硬體
開發板

DS90UH984-Q1EVM — DS90UH984-Q1 FPD-Link IV 至內嵌式 displayport 橋接解串器評估模組

DS90Ux984-Q1EVM 是用於評估 DS90Ux984-Q1 FPD-Link IV 至嵌入式 DisplayPort 解串器的評估模組。  DS90Ux984-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。輸出 DP/eDP 介面與嵌入式 DisplayPort 和 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux984-Q1EVM 的 FPD-Link (...)
支援產品和硬體
開發板

DS90UH984-Q1MEVM — DS90UH984-Q1 FPD-Link IV 至內嵌式 displayport 橋接解串器評估模組

DS90Ux984-Q1MEVM 是用於評估 DS90Ux984-Q1 FPD-Link IV 至嵌入式 DisplayPort 解串器的評估模組。  DS90Ux984-Q1 支援超高解析度,包括在 60Hz 下每像素 30 位元的 4K。輸出 DP/eDP 介面與嵌入式 DisplayPort 和 DisplayPort v1.4 相容,速度可達每通道 8.1Gbps,而 FPD-Link 介面在 FPD-Link IV 模式下支援每通道最高 13.5Gbps,或在 FPD-Link III 模式下支援每通道最高 3.675Gbps。DS90Ux984-Q1EVM 的 FPD-Link (...)
支援產品和硬體
開發板

DS90UH988-Q1EVM — DS90UH988-Q1 FPD-Link IV 至 OpenLDI 解串器評估模組

DS90Ux988-Q1 評估模組 (EVM) 是用於評估 DS90Ux988-Q1 FPD-Link IV 至 OLDI/RGB 橋接器裝置的功能電路板設計。此裝置可與以下兩類串聯器配合使用:支援 FPD Link IV 的串聯器,例如 FPD Link IV 模式下的 DS90Ux981-Q1 或 DS90Ux983-Q1 串聯器;或支援 FPD Link III 的串聯器,例如向後相容模式下的 DS90Ux925-Q1、DS90Ux927-Q1、DS90Ux929-Q1、DS90Ux941AS-Q1 或 DS90Ux949-Q1。DS90Ux988-Q1EVM 會將 FPD-Link (...)
支援產品和硬體
開發板

DS90UH988-Q1MEVM — DS90UH988-Q1 FPD-Link IV 至 OpenLDI 解串器評估模組

DS90Ux988-Q1M 評估模組 (EVM) 是用於評估 DS90Ux988-Q1 FPD-Link IV 至 OLDI/RGB 橋接器裝置的功能電路板設計。此裝置可與以下兩類串聯器配合使用:支援 FPD Link IV 的串聯器,例如 FPD Link IV 模式下的 DS90Ux981-Q1 或 DS90Ux983-Q1 串聯器;或支援 FPD Link III 的串聯器,例如向後相容模式下的 DS90Ux925-Q1、DS90Ux927-Q1、DS90Ux929-Q1、DS90Ux941AS-Q1 或 DS90Ux949-Q1。DS90Ux988-Q1MEVM 會將 (...)
支援產品和硬體
模擬型號

TCA9517 IBIS Model

SCPM024.ZIP (46 KB) - IBIS 模型
支援產品和硬體
設計工具

I2C-DESIGNER — I2C 設計工具

使用 I2C 設計工具快速解決 I2C 設計中在定址、電壓位準和頻率方面的衝突。輸入主裝置和從屬裝置的參數,自動產生 I2C 樹狀結構,或輕鬆建置自訂解決方案。此工具將協助設計人員節省時間並符合 I2C 標準,提供關於偵錯缺失確認、選擇上拉電阻以及滿足 I2C 匯流排最大電容負載的指導。 
支援產品和硬體
參考設計

TIDA-00403 — 使用 TLV320AIC3268 miniDSP 轉碼器的超音波距離量測參考設計

TIDA-00403 參考設計使用針對超音波距離量測解決方案的現成 EVM,該解決方案使用 TLV320AIC3268 miniDSP 中的演算法。與 TI 的 PurePath Studio 設計套件搭配使用,只需按滑鼠即可設計穩固且使用者可配置的超音波距離量測系統。使用者可修改超音波突衝產生特性和偵測演算法,以配合工業和測量應用的特定使用案例,讓使用者能夠克服其他固定功能感測器的限制,同時提高量測可靠性。TLV320AIC3268 上的兩個 GPIO 會自動觸發,表示發射與接收的超音波突衝。透過監控這些 GPIO 的主機 MCU,即可擷取飛行時間。

支援產品和硬體
參考設計

TIDA-00420 — ADC 架構、數位隔離、廣泛輸入、16 通道、AC/DC 二進位輸入參考設計

此參考設計展現具強化型隔離的成本最佳化、可擴充 ADC 架構 AC/DC 二進位輸入模組 (BIM) 架構。10 位元或 12 位元 SAR ADC 的 16 通道,用於感測多個二進位輸入。運算放大器除了維持低每頻道成本外,也可為各輸入提供最佳訊號調節。數位隔離器 (基本型或強化型) 可用於隔離主機 MCU 或處理器。提供可測量溫度,濕度和磁場以進行診斷的設備。具可配置輸出的強化型隔離 DC/DC 電源供應器,可提供二進位模組所需的電源。

支援產品和硬體
參考設計

TIDA-00972 — 支援穩固的 2m 有線通訊且精度為 ±2% 的濕度感測參考設計

TIDA-00972 參考設計提供感測器模組級解決方案,可實現 +/- 2% 準確度、可靠的相對濕度 (RH),以及 +/- 0.2°C 準確度的溫度感測。此感測器模組採用 TI 的數位濕度和溫度感測器 HDC1080,搭配整合式通訊匯流排緩衝器 TCA9517,提供高準確度感測結果,還能在數公尺長的佈線距離上進行穩健通訊。

此參考設計說明感測器模組開發與製造期間的關鍵考量與測試結果。
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
SOIC (D) 8 Ultra Librarian
VSSOP (DGK) 8 Ultra Librarian

訂購與品質

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片