SN74S1053

現行

16 位元蕭特基絕緣層二極體匯流排終端陣列

立即訂購

產品規格表

document-pdfAcrobat SN74S1053 datasheet (Rev. A) (英文)

SN74S1053

現行

產品規格表

立即訂購

產品詳細資料

Technology family

S

Bits (#)

16

Rating

Catalog

Operating temperature range (°C)

0 to 70

Technology family

S

Bits (#)

16

Rating

Catalog

Operating temperature range (°C)

0 to 70

TSSOP (PW)

20

41.6 mm² (6.5 mm × 6.4 mm)

SOP (NS)

20

98.28 mm² (12.6 mm × 7.8 mm)

PDIP (N)

20

228.702 mm² (24.33 mm × 9.4 mm)

SSOP (DB)

20

56.16 mm² (7.2 mm × 7.8 mm)

SOIC (DW)

20

131.84 mm² (12.8 mm × 10.3 mm)

Designed to Reduce Reflection Noise
Repetitive Peak Forward Current to 200mA
16-Bit Array Structure Suited for Bus-Oriented Systems
Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

Designed to Reduce Reflection Noise
Repetitive Peak Forward Current to 200mA
16-Bit Array Structure Suited for Bus-Oriented Systems
Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

This Schottky barrier diode bus-termination array is designed to reduce reflection noise on memory bus lines. This device consists of a 16-bit high-speed Schottky diode array suitable for clamping to V_CC and/or GND.

The SN74S1053 is characterized for operation from 0°C to 70°C.

This Schottky barrier diode bus-termination array is designed to reduce reflection noise on memory bus lines. This device consists of a 16-bit high-speed Schottky diode array suitable for clamping to V_CC and/or GND.

The SN74S1053 is characterized for operation from 0°C to 70°C.

filter

尋找其它專業邏輯 IC

下載

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 1

重要文件	類型	標題	格式選項	下載最新的英文版本		日期
*	資料表	SN74S1053 datasheet (Rev. A)				1997/8/1

SN74S1053

16 位元蕭特基絕緣層二極體匯流排終端陣列

SN74S1053

產品詳細資料

技術文件

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇