SN74LVC32A

現行

產品詳細資料

Technology family LVC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
Technology family LVC Number of channels 4 Inputs per channel 2 IOL (max) (mA) 24 IOH (max) (mA) -24 Input type Standard CMOS Output type Push-Pull Features Over-voltage tolerant inputs, Partial power down (Ioff), Ultra high speed (tpd <5ns) Data rate (max) (Mbps) 100 Rating Catalog Operating temperature range (°C) -40 to 125
TSSOP (PW) 14 32 mm² (5 mm × 6.4 mm) SOIC (D) 14 51.9 mm² (8.65 mm × 6 mm) SSOP (DB) 14 48.36 mm² (6.2 mm × 7.8 mm) SOP (NS) 14 79.56 mm² (10.2 mm × 7.8 mm) WQFN (BQA) 14 7.5 mm² (3 mm × 2.5 mm) VQFN (RGY) 14 12.25 mm² (3.5 mm × 3.5 mm)
  • Operate from 1.65V to 3.6V
  • Specified from –40°C to +85°C, –40°C to +125°C, and –55°C to +125°C
  • Inputs accept voltages to 5.5V
  • Max tpd of 3.8ns at 3.3V
  • Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) > 2V at VCC = 3.3V, TA = 25°C
  • Latch-up performance exceeds 250mA per JESD 17
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • ESD protection exceeds JESD 22
    • 2000V human-body model
    • 1000V charged-device model
  • Operate from 1.65V to 3.6V
  • Specified from –40°C to +85°C, –40°C to +125°C, and –55°C to +125°C
  • Inputs accept voltages to 5.5V
  • Max tpd of 3.8ns at 3.3V
  • Typical VOLP (output ground bounce) < 0.8V at VCC = 3.3V, TA = 25°C
  • Typical VOHV (output VOH undershoot) > 2V at VCC = 3.3V, TA = 25°C
  • Latch-up performance exceeds 250mA per JESD 17
  • On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.
  • ESD protection exceeds JESD 22
    • 2000V human-body model
    • 1000V charged-device model

The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7V to 3.6V VCC operation, and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65V to 3.6V VCC operation.

The SNx4LVC32A devices perform the Boolean function Y = A + B or Y = /A • /B in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

The SN54LVC32A quadruple 2-input positive-OR gate is designed for 2.7V to 3.6V VCC operation, and the SN74LVC32A quadruple 2-input positive-OR gate is designed for 1.65V to 3.6V VCC operation.

The SNx4LVC32A devices perform the Boolean function Y = A + B or Y = /A • /B in positive logic.

Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of these devices as translators in a mixed 3.3V/5V system environment.

下載 觀看有字幕稿的影片 影片

技術文件

找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 1
重要文件 類型 標題 格式選項 下載最新的英文版本 日期
* 資料表 SNx4LVC32A Quadruple 2-Input Positive-OR Gates datasheet (Rev. U) PDF | HTML 2024/7/29

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

14-24-LOGIC-EVM — 適用於 14 針腳至 24 針腳 D、DB、DGV、DW、DYY、NS 和 PW 封裝的邏輯產品通用評估模組

14-24-LOGIC-EVM 評估模組 (EVM) 設計用於支援任何 14 針腳至 24 針腳 D、DW、DB、NS、PW、DYY 或 DGV 封裝的任何邏輯裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
開發板

14-24-NL-LOGIC-EVM — 適用於 14 針腳至 24 針腳無引線封裝的邏輯產品通用評估模組

14-24-NL-LOGIC-EVM 是一款靈活的評估模組 (EVM),設計用於支援任何具有 14 針腳至 24 針腳 BQA、BQB、RGY、RSV、RJW 或 RHL 封裝的邏輯或轉換裝置。

使用指南: PDF | HTML
支援產品和硬體
有庫存
限制:
??asset.out-of-stock-ti_zh_TW??
無法提供
模擬型號

SN74LVC32A Behavioral SPICE Model

SCAM101.ZIP (7 KB) - PSpice 模型
支援產品和硬體
模擬型號

SN74LVC32A IBIS Model (Rev. B)

SCEM055A (188 KB) - IBIS 模型
支援產品和硬體
參考設計

TIDA-01487 — 隔離式 CAN 靈活資料 (FD) 速率中繼器參考設計

CAN 與 CANopen 是工廠自動化領域廣泛使用的傳統現場匯流排通訊協定。當高電壓可能損壞終端設備時,便需要隔離保護。此隔離式 CAN 靈活數據速率 (FD) 中繼器參考設計可在兩個 CAN 匯流排區段之間提供電氣隔離。任一邊 CAN 匯流排區段的訊框都會中繼傳送至另一邊。本設計中的 CAN 收發器與仲裁邏輯可支援高達 2Mbps 的 CAN FD 傳輸速率。此參考設計支援 6V 至 36V 的寬電壓輸入範圍。
支援產品和硬體
封裝 針腳 CAD 符號、佔位空間與 3D 模型
TSSOP (PW) 14 Ultra Librarian
SOIC (D) 14 Ultra Librarian
SSOP (DB) 14 Ultra Librarian
SOP (NS) 14 Ultra Librarian
WQFN (BQA) 14 Ultra Librarian
VQFN (RGY) 14 Ultra Librarian

訂購與品質

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片