SN74LVC2GU04

現行

2 通道、1.65-V 至 5.5-V 逆變器

立即訂購

產品規格表

document-pdfAcrobat Dual Inverter Gate--SN74LVC2GU04 datasheet (Rev. N) (英文)

SN74LVC2GU04

現行

立即訂購

產品詳細資料

Technology family

LVC

Number of channels

IOL (max) (mA)

IOH (max) (mA)

-32

Supply current (max) (µA)

Input type

Standard CMOS

Output type

Push-Pull

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Unbuffered, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

Technology family

LVC

Number of channels

IOL (max) (mA)

IOH (max) (mA)

-32

Supply current (max) (µA)

Input type

Standard CMOS

Output type

Push-Pull

Features

Balanced outputs, Over-voltage tolerant inputs, Partial power down (Ioff), Unbuffered, Very high speed (tpd 5-10ns)

Rating

Catalog

Operating temperature range (°C)

-40 to 125

DSBGA (YZP)

2.1875 mm² (— mm × — mm)

SOT-SC70 (DCK)

4.2 mm² (2 mm × 2.1 mm)

SOT-23 (DBV)

8.12 mm² (2.9 mm × 2.8 mm)

Available in the Texas Instruments NanoFree Package
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Max t_pd of 3.7 ns at 3.3 V
Low Power Consumption, 10-µA Max I_CC
±24-mA Output Drive at 3.3 V
Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot)
>2 V at V_CC = 3.3 V, T_A = 25°C
I_off Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the V_CC Level
Unbuffered Outputs
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

Available in the Texas Instruments NanoFree Package
Supports 5-V V_CC Operation
Inputs Accept Voltages to 5.5 V
Max t_pd of 3.7 ns at 3.3 V
Low Power Consumption, 10-µA Max I_CC
±24-mA Output Drive at 3.3 V
Typical V_OLP (Output Ground Bounce)
<0.8 V at V_CC = 3.3 V, T_A = 25°C
Typical V_OHV (Output V_OH Undershoot)
>2 V at V_CC = 3.3 V, T_A = 25°C
I_off Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
Can Be Used as a Down Translator to Translate Inputs From a Max of 5.5 V Down to the V_CC Level
Unbuffered Outputs
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

This dual inverter is designed for 1.65-V to 5.5-V V_CC operation.

The SN74LVC2GU04 device contains two inverters with unbuffered outputs and performs the Boolean function Y = A.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This dual inverter is designed for 1.65-V to 5.5-V V_CC operation.

The SN74LVC2GU04 device contains two inverters with unbuffered outputs and performs the Boolean function Y = A.

NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

filter

尋找其它反相緩衝器和驅動器

下載觀看有字幕稿的影片影片

您可能會感興趣的類似產品

open-in-new

比較替代產品

具備升級功能，可直接投入使用替代所比較的裝置。

SN74LVC2GU04-Q1

現行

車用雙通道 1.65V 至 5.5V 逆變器 New Automotive-Grade Device

針腳對針腳的功能與所比較的裝置相同。

SN74AUC2G04

現行

2 通道、0.8-V 至 2.7-V 高速逆變器 Voltage range 0.8V to 2.7V, average propagation delay 1.7ns, average drive strength 9mA

SN74AUP2G04

現行

2 通道、0.8-V 至 3.6-V 低功耗逆變器 Voltage range 0.8V to 3.6V, average propagation delay 8ns, average drive strength 4mA

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 2

重要文件	類型	標題	格式選項	下載最新的英文版本		日期
*	資料表	Dual Inverter Gate--SN74LVC2GU04 datasheet (Rev. N)			2013/12/12
	Application brief	Generate a Clock Signal from a Crystal Oscillator	PDF \| HTML		2020/10/8